Commit 3831dcff by Zachary Snow

bump release version

parent bcafef8d
...@@ -54,7 +54,7 @@ defaultJob = Job ...@@ -54,7 +54,7 @@ defaultJob = Job
, verbose = nam "verbose" &= help "Retain certain conversion artifacts" , verbose = nam "verbose" &= help "Retain certain conversion artifacts"
} }
&= program "sv2v" &= program "sv2v"
&= summary ("sv2v v0.0.2 (" ++ shortGitHash ++ ")") &= summary ("sv2v v0.0.3 (" ++ shortGitHash ++ ")")
&= details [ "sv2v converts SystemVerilog to Verilog." &= details [ "sv2v converts SystemVerilog to Verilog."
, "More info: https://github.com/zachjs/sv2v" , "More info: https://github.com/zachjs/sv2v"
, "(C) 2019-2020 Zachary Snow, 2011-2015 Tom Hawkins" ] , "(C) 2019-2020 Zachary Snow, 2011-2015 Tom Hawkins" ]
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment