Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
1f05aa45
Commit
1f05aa45
authored
Dec 10, 2020
by
Zachary Snow
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
add generated number tests
parent
0c319365
Show whitespace changes
Inline
Side-by-side
Showing
4 changed files
with
58 additions
and
0 deletions
+58
-0
README.md
+1
-0
test/number/.gitignore
+1
-0
test/number/gen.py
+50
-0
test/number/run.sh
+6
-0
No files found.
README.md
View file @
1f05aa45
...
...
@@ -38,6 +38,7 @@ All of sv2v's dependencies are free and open-source.
*
Test Dependencies
*
[
Icarus Verilog
](
http://iverilog.icarus.com
)
- for Verilog simulation
*
[
shUnit2
](
https://github.com/kward/shunit2
)
- test framework
*
Python (any version) - for generating certain test cases
## Installation
...
...
test/number/.gitignore
0 → 100644
View file @
1f05aa45
*.sv
test/number/gen.py
0 → 100644
View file @
1f05aa45
import
math
import
sys
def
gen_digits
(
digits
,
size
):
if
size
<=
0
:
raise
Exception
(
"size must be positive"
)
elif
size
==
1
:
for
digit
in
digits
:
yield
digit
else
:
for
base
in
gen_digits
(
digits
,
size
-
1
):
for
digit
in
digits
:
yield
base
+
digit
def
gen
(
max_length
,
code
,
base
,
digits
):
for
length
in
range
(
1
,
max_length
+
1
):
min_bits
=
math
.
floor
(
1
+
(
length
-
1
)
*
math
.
log
(
base
,
2
))
max_bits
=
math
.
ceil
(
length
*
math
.
log
(
base
,
2
))
for
number
in
gen_digits
(
digits
,
length
):
yield
"'"
+
code
+
number
yield
"'s"
+
code
+
number
number_bin
=
number
.
replace
(
"x"
,
"0"
)
.
replace
(
"z"
,
"0"
)
min_value
=
max
(
1
,
int
(
number_bin
,
base
))
+
1
curr_min_bits
=
max
(
min_bits
,
math
.
ceil
(
math
.
log
(
min_value
,
2
)))
for
bits
in
range
(
int
(
curr_min_bits
),
int
(
max_bits
+
1
)):
size
=
str
(
bits
)
yield
size
+
"'"
+
code
+
number
yield
size
+
"'s"
+
code
+
number
if
__name__
==
"__main__"
:
assert
len
(
sys
.
argv
)
==
5
max_length
=
int
(
sys
.
argv
[
1
])
code
=
sys
.
argv
[
2
]
base
=
int
(
sys
.
argv
[
3
])
digits
=
sys
.
argv
[
4
]
print
(
'`define T(n) $display(`"n =>
%
b =>
%0
d`", n, $bits(n));'
)
print
(
"module top;"
)
print
(
"initial begin"
)
for
number
in
gen
(
max_length
,
code
,
base
,
digits
):
print
(
"`T({})"
.
format
(
number
))
print
(
"end"
)
print
(
"endmodule"
)
test/number/run.sh
0 → 100755
View file @
1f05aa45
#!/bin/bash
python gen.py 4 b 2 01xz
>
binary.sv
python gen.py 2 o 8 01234567xz
>
octal.sv
python gen.py 2 d 10 0123456789
>
decimal.sv
python gen.py 2 h 16 0123456789abcdefxz
>
hex.sv
source
../lib/runner.sh
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment