Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
S
sv2v
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
sv2v
Commits
1a6e0ce9
Commit
1a6e0ce9
authored
Sep 04, 2019
by
Zachary Snow
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
added support for inside expressions (closes #28)
parent
33bea9e6
Show whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
22 additions
and
1 deletions
+22
-1
src/Language/SystemVerilog/Parser/Parse.y
+2
-1
test/basic/inside_expr.sv
+9
-0
test/basic/inside_expr.v
+11
-0
No files found.
src/Language/SystemVerilog/Parser/Parse.y
View file @
1a6e0ce9
...
@@ -388,7 +388,7 @@ string { Token Lit_string _ _ }
...
@@ -388,7 +388,7 @@ string { Token Lit_string _ _ }
%left "^" "^~" "~^"
%left "^" "^~" "~^"
%left "&" "~&"
%left "&" "~&"
%left "==" "!=" "===" "!==" "==?" "!=?"
%left "==" "!=" "===" "!==" "==?" "!=?"
%left "<" "<=" ">" ">="
%left "<" "<=" ">" ">="
"inside" "dist"
%left "<<" ">>" "<<<" ">>>"
%left "<<" ">>" "<<<" ">>>"
%left "+" "-"
%left "+" "-"
%left "*" "/" "%"
%left "*" "/" "%"
...
@@ -999,6 +999,7 @@ Expr :: { Expr }
...
@@ -999,6 +999,7 @@ Expr :: { Expr }
| "'" "{" PatternItems "}" { Pattern $3 }
| "'" "{" PatternItems "}" { Pattern $3 }
| "{" StreamOp StreamSize Concat "}" { Stream $2 $3 $4 }
| "{" StreamOp StreamSize Concat "}" { Stream $2 $3 $4 }
| "{" StreamOp Concat "}" { Stream $2 (Number "1") $3 }
| "{" StreamOp Concat "}" { Stream $2 (Number "1") $3 }
| Expr "inside" Concat { foldl1 (BinOp LogOr) $ map (BinOp Eq $1) $3 }
-- binary expressions
-- binary expressions
| Expr "||" Expr { BinOp LogOr $1 $3 }
| Expr "||" Expr { BinOp LogOr $1 $3 }
| Expr "&&" Expr { BinOp LogAnd $1 $3 }
| Expr "&&" Expr { BinOp LogAnd $1 $3 }
...
...
test/basic/inside_expr.sv
0 → 100644
View file @
1a6e0ce9
module
top
;
initial
for
(
logic
[
1
:
0
]
a
=
0
;
a
<
3
;
a
++
)
begin
if
(
a
inside
{
2'b01
,
2'b00
}
)
$
display
(
"fizz"
)
;
if
(
a
inside
{
2'b10
}
)
$
display
(
"buzz"
)
;
end
endmodule
test/basic/inside_expr.v
0 → 100644
View file @
1a6e0ce9
module
top
;
initial
begin
:
foo
reg
[
1
:
0
]
a
;
for
(
a
=
0
;
a
<
3
;
a
++
)
begin
if
(
a
==
2'b01
||
a
==
2'b00
)
$
display
(
"fizz"
)
;
if
(
a
==
2'b10
)
$
display
(
"buzz"
)
;
end
end
endmodule
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment