allow empty parameter_port_list (resolves #83)

1687b1c5 · Zachary Snow · e7381c4d · 1687b1c5
Commit 1687b1c5 authored Mar 25, 2020 by Zachary Snow
Hide whitespace changes
Inline Side-by-side

Showing with 1 additions and 0 deletions

src/Language/SystemVerilog/Parser/Parse.y
+1 -0

No files found.
--- a/src/Language/SystemVerilog/Parser/Parse.y
+++ b/src/Language/SystemVerilog/Parser/Parse.y
@@ -559,6 +559,7 @@ PackageImportDeclaration :: { [ModuleItem] }

 Params :: { [ModuleItem] }
  : {- empty -}          { [] }
+  | "#" "(" ")"          { [] }
  | "#" "(" ParamsFollow { map (MIPackageItem . Decl) $3 }
 ParamsFollow :: { [Decl] }
  : ParamAsgn ")"              { [$1] }