port_redeclare.sv 152 Bytes
Newer Older
1 2 3 4 5
// pattern: declarations `output logic a` and `logic a` are incompatible due to redeclaration
module top(a);
    output logic a;
    logic a;
endmodule