Skip to content

S
sv2v
Switch branch/tag
Find file
Normal viewHistoryPermalink
uniop_prec.sv 99 Bytes
Newer Older
updated binary and unary operator printing (resolves #72)
b124a561
 
Zachary Snow committed
1 2 3 4 5 
module Example(a, b);
    input logic [1:0] a;
    output logic b;
    assign b = !(&a);
endmodule