Files · 53693fe555688f3172901a7b28f4d78cdf05bb3e · lvzhengyang / riscv-gcc-1

(reload_inqi): Make operand[2] be TImode and pass register number that differs to unaligned_loadqi. · 53693fe5

(reload_inqi): Make operand[2] be TImode and pass register number that
differs to unaligned_loadqi.
(reload_outqi): Change overlap in temps to unaligned_storeqi.

From-SVN: r7672

committed 30 years ago

53693fe5

Name	Last commit	Last update
gcc		Loading commit data...