Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
fcb37f66
Commit
fcb37f66
authored
Oct 07, 1996
by
Michael Meissner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix previous change to work on both endian hosts and targets
From-SVN: r12909
parent
1c138ba3
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
27 additions
and
6 deletions
+27
-6
gcc/config/rs6000/rs6000.md
+27
-6
No files found.
gcc/config/rs6000/rs6000.md
View file @
fcb37f66
...
...
@@ -5958,10 +5958,21 @@
rtx high_rtx, low_rtx;
HOST_WIDE_INT high;
HOST_WIDE_INT low;
rtx high_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, WORDS_BIG_ENDIAN == 0);
rtx low_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, WORDS_BIG_ENDIAN != 0);
rtx high_reg, low_reg;
if (WORDS_BIG_ENDIAN)
{
high_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 0);
low_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 1);
split_double (operands
[
1
]
, &high_rtx,
&low_rtx);
}
else
{
high_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 1);
low_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 0);
split_double (operands
[
1
]
, &low_rtx,
&high_rtx);
}
split_double (operands
[
1
]
, &high_rtx,
&low_rtx);
high = INTVAL (high_rtx);
low = INTVAL (low_rtx);
...
...
@@ -5997,10 +6008,20 @@
rtx high_rtx, low_rtx;
HOST_WIDE_INT high;
HOST_WIDE_INT low;
rtx high_reg, low_reg;
split_double (operands
[
1
]
, &high_rtx,
&low_rtx);
high = INTVAL (high_rtx);
low = INTVAL (low_rtx);
if (WORDS_BIG_ENDIAN)
{
high_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 0);
low_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 1);
split_double (operands
[
1
]
, &high_rtx,
&low_rtx);
}
else
{
high_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 1);
low_reg = gen_rtx (SUBREG, SImode, operands
[
0
]
, 0);
split_double (operands
[
1
]
, &low_rtx,
&high_rtx);
}
operands
[
2
]
= gen_rtx (SUBREG, SImode, operands
[
0
]
, WORDS_BIG_ENDIAN == 0);
operands
[
3
]
= gen_rtx (SUBREG, SImode, operands
[
0
]
, WORDS_BIG_ENDIAN != 0);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment