Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
fcb204ce
Commit
fcb204ce
authored
Nov 28, 2002
by
Michael Matz
Committed by
Michael Matz
Nov 28, 2002
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* doc/passes.texi: Mention the other register allocator.
From-SVN: r59615
parent
743f054e
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
24 additions
and
1 deletions
+24
-1
gcc/ChangeLog
+4
-0
gcc/doc/passes.texi
+20
-1
No files found.
gcc/ChangeLog
View file @
fcb204ce
2002
-
11
-
28
Michael
Matz
<
matz
@suse
.
de
>
*
doc
/
passes
.
texi
:
Mention
the
other
register
allocator
.
2002
-
11
-
28
Kazu
Hirata
<
kazu
@cs
.
umass
.
edu
>
*
config
/
h8300
/
h8300
.
md
(
6
new
peephole2
patterns
)
:
New
.
...
...
gcc/doc/passes.texi
View file @
fcb204ce
...
...
@@ -459,13 +459,20 @@ The option @option{-dS} causes a debugging dump of the RTL code after this
pass
is
run
for
the
first
time
.
The
dump
file
'
s
name
is
made
by
appending
@samp{
.
sched
}
to
the
input
file
name
.
@cindex
register
allocation
@item
Register
allocation
.
These
passes
make
sure
that
all
occurences
of
pseudo
registers
are
eliminated
,
either
by
allocating
them
to
a
hard
register
,
replacing
them
by
an
equivalent
expression
(
e
.
g
.
@
:
a
constant
)
or
by
placing
them
on
the
stack
.
This
is
done
in
several
subpasses
:
@itemize
@bullet
@cindex
register
class
preference
pass
@item
Register
class
preferencing
.
The
RTL
code
is
scanned
to
find
out
which
register
class
is
best
for
each
pseudo
register
.
The
source
file
is
@file
{
regclass
.
c
}.
@cindex
register
allocation
@cindex
local
register
allocation
@item
Local
register
allocation
(
@file
{
local
-
alloc
.
c
}).
This
pass
allocates
...
...
@@ -484,6 +491,17 @@ Global register allocation (@file{global.c}). This pass
allocates
hard
registers
for
the
remaining
pseudo
registers
(
those
whose
life
spans
are
not
contained
in
one
basic
block
).
@cindex
graph
coloring
register
allocation
@opindex
fnew
-
ra
@opindex
dl
@item
Graph
coloring
register
allocator
.
The
files
@file
{
ra
.
c
},
@file
{
ra
-
build
.
c
},
@file
{
ra
-
colorize
.
c
},
@file
{
ra
-
debug
.
c
},
@file
{
ra
-
rewrite
.
c
}
together
with
the
header
@file
{
ra
.
h
}
contain
another
register
allocator
,
which
is
used
when
the
option
@option
{
-
fnew
-
ra
}
is
given
.
In
that
case
it
is
run
instead
of
the
above
mentioned
local
and
global
register
allocation
passes
,
and
the
option
@option{
-
dl
}
causes
a
debugging
dump
of
its
work
.
@cindex
reloading
@item
Reloading
.
This
pass
renumbers
pseudo
registers
with
the
hardware
...
...
@@ -505,6 +523,7 @@ Source files are @file{reload.c} and @file{reload1.c}, plus the header
The
option
@option{
-
dg
}
causes
a
debugging
dump
of
the
RTL
code
after
this
pass
.
This
dump
file
'
s
name
is
made
by
appending
@samp{
.
greg
}
to
the
input
file
name
.
@end
itemize
@cindex
instruction
scheduling
@cindex
scheduling
,
instruction
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment