Skip to content

R
riscv-gcc-1
Commit fc4a0dca by Jim Wilson
Options

(eliminate_regs): Make test in LOAD_EXTEND_OP case more precise. 

From-SVN: r8114
parent bf8b268a
Showing with 5 additions and 1 deletions
gcc/reload1.c
...@@ -2915,7 +2915,11 @@ eliminate_regs (x, mem_mode, insn) ...@@ -2915,7 +2915,11 @@ eliminate_regs (x, mem_mode, insn)
smaller. So leave the SUBREG then. */ smaller. So leave the SUBREG then. */
&& ! (GET_CODE (SUBREG_REG (x)) == REG && ! (GET_CODE (SUBREG_REG (x)) == REG
&& GET_MODE_SIZE (GET_MODE (x)) <= UNITS_PER_WORD && GET_MODE_SIZE (GET_MODE (x)) <= UNITS_PER_WORD
&& GET_MODE_SIZE (GET_MODE (new)) <= UNITS_PER_WORD) && GET_MODE_SIZE (GET_MODE (new)) <= UNITS_PER_WORD
&& (GET_MODE_SIZE (GET_MODE (x))
> GET_MODE_SIZE (GET_MODE (new)))
&& INTEGRAL_MODE_P (GET_MODE (new))
&& LOAD_EXTEND_OP (GET_MODE (new)) != NIL)
#endif #endif
) )
{ {
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment