Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
fc155707
Commit
fc155707
authored
Oct 08, 1993
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(expand_expr, case MAX_EXPR): Don't use TARGET directly if it is a
volatile MEM. From-SVN: r5681
parent
95216dec
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
1 additions
and
0 deletions
+1
-0
gcc/expr.c
+1
-0
No files found.
gcc/expr.c
View file @
fc155707
...
@@ -5022,6 +5022,7 @@ expand_expr (exp, target, tmode, modifier)
...
@@ -5022,6 +5022,7 @@ expand_expr (exp, target, tmode, modifier)
case
MIN_EXPR
:
case
MIN_EXPR
:
target
=
original_target
;
target
=
original_target
;
if
(
target
==
0
||
!
safe_from_p
(
target
,
TREE_OPERAND
(
exp
,
1
))
if
(
target
==
0
||
!
safe_from_p
(
target
,
TREE_OPERAND
(
exp
,
1
))
||
(
GET_CODE
(
target
)
==
MEM
&&
MEM_VOLATILE_P
(
target
))
||
(
GET_CODE
(
target
)
==
REG
||
(
GET_CODE
(
target
)
==
REG
&&
REGNO
(
target
)
<
FIRST_PSEUDO_REGISTER
))
&&
REGNO
(
target
)
<
FIRST_PSEUDO_REGISTER
))
target
=
gen_reg_rtx
(
mode
);
target
=
gen_reg_rtx
(
mode
);
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment