Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
fbcb02cd
Commit
fbcb02cd
authored
Dec 29, 2002
by
Kazu Hirata
Committed by
Kazu Hirata
Dec 29, 2002
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/h8300/h8300.md: Reorder some insns.
From-SVN: r60611
parent
b626ec1b
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
41 additions
and
33 deletions
+41
-33
gcc/ChangeLog
+4
-0
gcc/config/h8300/h8300.md
+37
-33
No files found.
gcc/ChangeLog
View file @
fbcb02cd
2002
-
12
-
29
Kazu
Hirata
<
kazu
@cs
.
umass
.
edu
>
*
config
/
h8300
/
h8300
.
md
:
Reorder
some
insns
.
2002
-
12
-
29
Kazu
Hirata
<
kazu
@cs
.
umass
.
edu
>
*
config
/
h8300
/
h8300
-
protos
.
h
:
Add
prototypes
for
const_int_qi_operand
and
const_int_hi_operand
.
*
config
/
h8300
/
h8300
.
c
(
const_int_qi_operand
)
:
New
.
...
...
gcc/config/h8300/h8300.md
View file @
fbcb02cd
...
...
@@ -2329,7 +2329,9 @@
[
(set_attr "cc" "set_znv")
(set_attr "length" "6")])
(define_insn ""
;; ior:HI
(define_insn "
*
iorhi3_zext"
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (zero_extend:HI (match_operand:QI 1 "register_operand" "r"))
(match_operand:HI 2 "register_operand" "0")))]
...
...
@@ -2340,6 +2342,40 @@
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn "
*
iorhi3_ashift_8"
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (ashift:HI (match_operand:HI 1 "register_operand" "r")
(const_int 8))
(match_operand:HI 2 "register_operand" "0")))]
""
"or.b
\\
t%s1,%t0"
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn "
*
iorhi3_lshiftrt_8"
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (lshiftrt:HI (match_operand:HI 1 "register_operand" "r")
(const_int 8))
(match_operand:HI 2 "register_operand" "0")))]
""
"or.b
\t
%t1,%s0"
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn "
*
iorhi3_two_qi"
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (zero_extend:HI (match_operand:QI 1 "register_operand" "0"))
(ashift:HI (match_operand:HI 2 "register_operand" "r")
(const_int 8))))]
"REG_P (operands
[
0
]
)
&& REG_P (operands
[
2
]
)
&& REGNO (operands
[
0
]
) != REGNO (operands
[
2
]
)"
"mov.b
\\
t%s2,%t0"
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
;; ior:SI
(define_insn ""
[
(set (match_operand:SI 0 "register_operand" "=r")
(ior:SI (zero_extend:SI (match_operand:HI 1 "register_operand" "r"))
...
...
@@ -2396,38 +2432,6 @@
(set_attr "length" "2")])
(define_insn ""
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (zero_extend:HI (match_operand:QI 1 "register_operand" "0"))
(ashift:HI (match_operand:HI 2 "register_operand" "r")
(const_int 8))))]
"REG_P (operands
[
0
]
)
&& REG_P (operands
[
2
]
)
&& REGNO (operands
[
0
]
) != REGNO (operands
[
2
]
)"
"mov.b
\\
t%s2,%t0"
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn "
*
iorhi_ashift_8"
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (ashift:HI (match_operand:HI 1 "register_operand" "r")
(const_int 8))
(match_operand:HI 2 "register_operand" "0")))]
""
"or.b
\\
t%s1,%t0"
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn "
*
iorhi_lshiftrt_8"
[
(set (match_operand:HI 0 "register_operand" "=r")
(ior:HI (lshiftrt:HI (match_operand:HI 1 "register_operand" "r")
(const_int 8))
(match_operand:HI 2 "register_operand" "0")))]
""
"or.b
\t
%t1,%s0"
[
(set_attr "cc" "clobber")
(set_attr "length" "2")])
(define_insn ""
[
(set (match_operand:SI 0 "register_operand" "=r")
(ior:SI (zero_extend:SI (match_operand:HI 1 "register_operand" "0"))
(ashift:SI (match_operand:SI 2 "register_operand" "r")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment