Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
faa9eb19
Commit
faa9eb19
authored
Dec 04, 1998
by
Bernd Schmidt
Committed by
Bernd Schmidt
Dec 04, 1998
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* tm.texi (SMALL_REGISTER_CLASSES): Make description match reality.
From-SVN: r24092
parent
4dab1f3e
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
8 deletions
+8
-8
gcc/ChangeLog
+2
-0
gcc/tm.texi
+6
-8
No files found.
gcc/ChangeLog
View file @
faa9eb19
Fri
Dec
4
20
:
15
:
57
1998
Bernd
Schmidt
<
crux
@pool
.
informatik
.
rwth
-
aachen
.
de
>
Fri
Dec
4
20
:
15
:
57
1998
Bernd
Schmidt
<
crux
@pool
.
informatik
.
rwth
-
aachen
.
de
>
*
tm
.
texi
(
SMALL_REGISTER_CLASSES
)
:
Make
description
match
reality
.
*
final
.
c
(
cleanup_subreg_operands
)
:
Delete
some
unused
code
.
*
final
.
c
(
cleanup_subreg_operands
)
:
Delete
some
unused
code
.
*
recog
.
h
(
MAX_RECOG_ALTERNATIVES
)
:
New
macro
.
*
recog
.
h
(
MAX_RECOG_ALTERNATIVES
)
:
New
macro
.
...
...
gcc/tm.texi
View file @
faa9eb19
...
@@ -2022,17 +2022,15 @@ is @code{BITS_PER_WORD} bits wide is correct for your machine.
...
@@ -2022,17 +2022,15 @@ is @code{BITS_PER_WORD} bits wide is correct for your machine.
@findex
SMALL_REGISTER_CLASSES
@findex
SMALL_REGISTER_CLASSES
@item
SMALL_REGISTER_CLASSES
@item
SMALL_REGISTER_CLASSES
Normally
the
compiler
avoids
choosing
registers
that
have
been
On
some
machines
,
it
is
risky
to
let
hard
registers
live
across
arbitrary
explicitly
mentioned
in
the
rtl
as
spill
registers
(
these
registers
are
insns
.
Typically
,
these
machines
have
instructions
that
require
values
normally
those
used
to
pass
parameters
and
return
values
).
However
,
to
be
in
specific
registers
(
like
an
accumulator
),
and
reload
will
fail
some
machines
have
so
few
registers
of
certain
classes
that
there
if
the
required
hard
register
is
used
for
another
purpose
across
such
an
would
not
be
enough
registers
to
use
as
spill
registers
if
this
were
insn
.
done
.
Define
@code{
SMALL_REGISTER_CLASSES
}
to
be
an
expression
with
a
non
-
zero
Define
@code{
SMALL_REGISTER_CLASSES
}
to
be
an
expression
with
a
non
-
zero
value
on
these
machines
.
When
this
macro
has
a
non
-
zero
value
,
the
value
on
these
machines
.
When
this
macro
has
a
non
-
zero
value
,
the
compiler
allows
registers
explicitly
used
in
the
rtl
to
be
used
as
spill
compiler
will
try
to
minimize
the
lifetime
of
hard
registers
.
registers
but
avoids
extending
the
lifetime
of
these
registers
.
It
is
always
safe
to
define
this
macro
with
a
non
-
zero
value
,
but
if
you
It
is
always
safe
to
define
this
macro
with
a
non
-
zero
value
,
but
if
you
unnecessarily
define
it
,
you
will
reduce
the
amount
of
optimizations
unnecessarily
define
it
,
you
will
reduce
the
amount
of
optimizations
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment