Skip to content

R
riscv-gcc-1
Commit fa9a44e8 by Jim Wilson Committed by Jim Wilson
Options

Fix glibc s_scalbn.c miscompilation at -O. 

	* config/ia64/ia64.md (mix4right_3op): Swap %1 and %2 in template.

From-SVN: r32610
parent e65271be
Showing with 3 additions and 1 deletions
gcc/ChangeLog
Fri Mar 17 11:51:34 2000 Jim Wilson <wilson@cygnus.com> Fri Mar 17 11:51:34 2000 Jim Wilson <wilson@cygnus.com>
* config/ia64/ia64.md (mix4right_3op): Swap %1 and %2 in template.
* config/ia64/ia64-protos.h, config/ia64/ia64.c, config/ia64/ia64.h, * config/ia64/ia64-protos.h, config/ia64/ia64.c, config/ia64/ia64.h,
config/ia64/ia64.md, config/ia64/xm-ia64.h: Fix copyrights again. config/ia64/ia64.md, config/ia64/xm-ia64.h: Fix copyrights again.
......
gcc/config/ia64/ia64.md
...@@ -685,7 +685,7 @@ ...@@ -685,7 +685,7 @@
(ashift:DI (zero_extend:DI (match_operand:SI 2 "register_operand" "r")) (ashift:DI (zero_extend:DI (match_operand:SI 2 "register_operand" "r"))
(const_int 32))))] (const_int 32))))]
"" ""
"mix4.r %0 = %1, %2" "mix4.r %0 = %2, %1"
[(set_attr "type" "I")]) [(set_attr "type" "I")])
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment