Skip to content

R
riscv-gcc-1
Commit fa6aeae1 by Maxim Kuvyrkov Committed by Maxim Kuvyrkov
Options

* doc/invoke.texi (-mfix-cortex-m3-ldrd): Move from ARC section to ARM. 

From-SVN: r159073
parent 6d729f28
Showing with 11 additions and 7 deletions
gcc/ChangeLog
2010-05-05 Maxim Kuvyrkov <maxim@codesourcery.com>
* doc/invoke.texi (-mfix-cortex-m3-ldrd): Move from ARC section to ARM.
2010-05-05 Jason Merrill <jason@redhat.com>
PR c++/43787
......
gcc/doc/invoke.texi
......@@ -9742,13 +9742,6 @@ Put functions, data, and readonly data in @var{text-section},
by default. This can be overridden with the @code{section} attribute.
@xref{Variable Attributes}.
@item -mfix-cortex-m3-ldrd
@opindex mfix-cortex-m3-ldrd
Some Cortex-M3 cores can cause data corruption when @code{ldrd} instructions
with overlapping destination and base registers are used. This option avoids
generating these instructions. This option is enabled by default when
@option{-mcpu=cortex-m3} is specified.
@end table
@node ARM Options
......@@ -10095,6 +10088,13 @@ This is enabled by default on targets (uClinux, SymbianOS) where the runtime
loader imposes this restriction, and when @option{-fpic} or @option{-fPIC}
is specified.
@item -mfix-cortex-m3-ldrd
@opindex mfix-cortex-m3-ldrd
Some Cortex-M3 cores can cause data corruption when @code{ldrd} instructions
with overlapping destination and base registers are used. This option avoids
generating these instructions. This option is enabled by default when
@option{-mcpu=cortex-m3} is specified.
@end table
@node AVR Options
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment