Commit f521d500 by Claudiu Zissulescu Committed by Claudiu Zissulescu

[ARC] Add trap instruction.

2017-11-07  Claudiu Zissulescu  <claziss@synopsys.com>

	* config/arc/arc.md (trap): New pattern.

From-SVN: r255276
parent a0920243
2017-11-30 Claudiu Zissulescu <claziss@synopsys.com>
* config/arc/arc.md (trap): New pattern.
2017-11-30 Claudiu Zissulescu <claziss@synopsys.com>
* config/arc/arc.c (hwloop_optimize): Prevent the last ZOL
instruction to end into a delay slot.
* config/arc/arc.md (cond_delay_insn): Check if the instruction
......@@ -4301,6 +4301,13 @@
; use it for lack of inter-procedural branch shortening.
; Link-time relaxation would help...
(define_insn "trap"
[(trap_if (const_int 1) (const_int 0))]
"!TARGET_ARC600_FAMILY"
"trap_s\\t5"
[(set_attr "type" "misc")
(set_attr "length" "2")])
(define_insn "nop"
[(const_int 0)]
""
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment