Skip to content

R
riscv-gcc-1
Commit f3f0d311 by Richard Stallman
Options

(andsi3): Mask immed op to 0xff in QI-reg ff00-byte case. 

From-SVN: r2704
parent d58243d1
Showing with 1 additions and 1 deletions
gcc/config/i386/i386.md
...@@ -1832,7 +1832,7 @@ ...@@ -1832,7 +1832,7 @@
return AS2 (mov%B0,%2,%h0); return AS2 (mov%B0,%2,%h0);
} }
operands[2] = GEN_INT (INTVAL (operands[2]) >> 8); operands[2] = GEN_INT ((INTVAL (operands[2]) >> 8) & 0xff);
return AS2 (and%B0,%2,%h0); return AS2 (and%B0,%2,%h0);
} }
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment