Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
f3d9d2e0
Commit
f3d9d2e0
authored
Jan 12, 2011
by
Richard Henderson
Committed by
Richard Henderson
Jan 12, 2011
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
mn10300: Add clzsi2.
From-SVN: r168723
parent
d84760c9
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
27 additions
and
0 deletions
+27
-0
gcc/ChangeLog
+3
-0
gcc/config/mn10300/mn10300.md
+24
-0
No files found.
gcc/ChangeLog
View file @
f3d9d2e0
2011-01-12 Richard Henderson <rth@redhat.com>
2011-01-12 Richard Henderson <rth@redhat.com>
* config/mn10300/mn10300.md (UNSPEC_BSCH): New.
(clzsi2, *bsch): New patterns.
* config/mn10300/mn10300.md (INT): New mode iterator.
* config/mn10300/mn10300.md (INT): New mode iterator.
(*mov<INT>_clr): New pattern, and peep2 to generate it.
(*mov<INT>_clr): New pattern, and peep2 to generate it.
...
...
gcc/config/mn10300/mn10300.md
View file @
f3d9d2e0
...
@@ -36,6 +36,8 @@
...
@@ -36,6 +36,8 @@
(UNSPEC_GOTOFF 3)
(UNSPEC_GOTOFF 3)
(UNSPEC_PLT 4)
(UNSPEC_PLT 4)
(UNSPEC_GOTSYM_OFF 5)
(UNSPEC_GOTSYM_OFF 5)
(UNSPEC_BSCH 7)
])
])
(include "predicates.md")
(include "predicates.md")
...
@@ -2353,6 +2355,28 @@
...
@@ -2353,6 +2355,28 @@
)
)
;; ----------------------------------------------------------------------
;; ----------------------------------------------------------------------
;; MISCELANEOUS
;; ----------------------------------------------------------------------
(define_expand "clzsi2"
[
(parallel
[
(set (match_operand:SI 0 "register_operand" "")
(unspec:SI
[
(match_operand:SI 1 "register_operand" "")
(const_int 0)] UNSPEC_BSCH))
(clobber (reg:CC CC_REG))])]
"TARGET_AM33"
)
(define_insn "
*
bsch"
[
(set (match_operand:SI 0 "register_operand" "=r")
(unspec:SI
[
(match_operand:SI 1 "register_operand" "r")
(match_operand:SI 2 "nonmemory_operand" "0")]
UNSPEC_BSCH))
(clobber (reg:CC CC_REG))]
"TARGET_AM33"
"bsch %1,%0"
)
;; ----------------------------------------------------------------------
;; FP INSTRUCTIONS
;; FP INSTRUCTIONS
;; ----------------------------------------------------------------------
;; ----------------------------------------------------------------------
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment