Skip to content

R
riscv-gcc-1
Commit f1be41ad by Nick Clifton Committed by Nick Clifton
Options

Fix interrupt return epilogue. 

From-SVN: r20385
parent 0d3453df
Showing with 12 additions and 1 deletions
gcc/ChangeLog
Tue Jun 9 14:31:19 1998 Nick Clifton <nickc@cygnus.com>
* config/v850/t-v850 (TCFLAGS): Add assembler options to warn of
overlfows.
* config/v850/lib1funcs.asm (__return_interrupt): Use 'addi
16,sp,sp' ratehr than 'add 16,sp'. Patch courtesy of Biomedin
<glctr@abc.it>.
Tue Jun 9 16:23:13 EDT 1998 Andrew MacLeod <amacleod@cygnus.com>
* except.c (expand_start_catch): Rename to start_catch_handler.
......
gcc/config/v850/lib1funcs.asm
......@@ -1182,7 +1182,7 @@ __return_interrupt:
ld.w 4[sp],gp
ld.w 8[sp],r1
ld.w 12[sp],r10
add 16,sp
addi 16,sp,sp
reti
.size __return_interrupt,.-__return_interrupt
#endif /* L_save_interrupt */
......
gcc/config/v850/t-v850
......@@ -50,3 +50,5 @@ fp-bit.c: $(srcdir)/config/fp-bit.c
echo '#define FLOAT_BIT_ORDER_MISMATCH' >>fp-bit.c
echo '#endif' >> fp-bit.c
cat $(srcdir)/config/fp-bit.c >> fp-bit.c
TCFLAGS = -Wa,-mwarn-signed-overflow -Wa,-mwarn-unsigned-overflow
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment