Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
eed55426
Commit
eed55426
authored
Jun 03, 2011
by
Ramana Radhakrishnan
Committed by
Ramana Radhakrishnan
Jun 03, 2011
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix splitting of DImode orn.
From-SVN: r174597
parent
d5b6cc25
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
37 additions
and
6 deletions
+37
-6
gcc/ChangeLog
+4
-0
gcc/config/arm/neon.md
+33
-6
No files found.
gcc/ChangeLog
View file @
eed55426
2011-06-02 Ramana Radhakrishnan <ramana.radhakrishnan@linaro.org>
* config/arm/neon.md (orndi3_neon): Actually split it.
2011-06-02 Alexandre Oliva <aoliva@redhat.com>
* params.def (PARAM_MAX_VARTRACK_EXPR_DEPTH): Bump default to 10.
...
...
gcc/config/arm/neon.md
View file @
eed55426
...
...
@@ -801,17 +801,44 @@
[
(set_attr "neon_type" "neon_int_1")
]
)
(define_insn "orndi3_neon"
[
(set (match_operand:DI 0 "s_register_operand" "=w,?=&r,?&r")
(ior:DI (not:DI (match_operand:DI 2 "s_register_operand" "w,0,r"))
(match_operand:DI 1 "s_register_operand" "w,r,0")))]
;; TODO: investigate whether we should disable
;; this and bicdi3_neon for the A8 in line with the other
;; changes above.
(define_insn_and_split "orndi3_neon"
[
(set (match_operand:DI 0 "s_register_operand" "=w,?&r,?&r,?&r")
(ior:DI (not:DI (match_operand:DI 2 "s_register_operand" "w,0,0,r"))
(match_operand:DI 1 "s_register_operand" "w,r,r,0")))]
"TARGET_NEON"
"@
vorn
\t
%P0, %P1, %P2
#
#
#"
[
(set_attr "neon_type" "neon_int_1,
*,*
")
(set_attr "length" "
*
,8,8")]
"reload_completed &&
(TARGET_NEON && !(IS_VFP_REGNUM (REGNO (operands
[
0
]
))))"
[
(set (match_dup 0) (ior:SI (not:SI (match_dup 2)) (match_dup 1)))
(set (match_dup 3) (ior:SI (not:SI (match_dup 4)) (match_dup 5)))]
"
{
if (TARGET_THUMB2)
{
operands
[
3
]
= gen_highpart (SImode, operands
[
0
]
);
operands
[
0
]
= gen_lowpart (SImode, operands
[
0
]
);
operands
[
4
]
= gen_highpart (SImode, operands
[
2
]
);
operands
[
2
]
= gen_lowpart (SImode, operands
[
2
]
);
operands
[
5
]
= gen_highpart (SImode, operands
[
1
]
);
operands
[
1
]
= gen_lowpart (SImode, operands
[
1
]
);
}
else
{
emit_insn (gen_one_cmpldi2 (operands
[
0
]
, operands
[
2
]
));
emit_insn (gen_iordi3 (operands
[
0
]
, operands
[
1
]
, operands
[
0
]
));
DONE;
}
}"
[
(set_attr "neon_type" "neon_int_1,
*,*
,
*
")
(set_attr "length" "
*
,16,8,8")
(set_attr "arch" "any,a,t2,t2")]
)
(define_insn "bic
<mode>
3_neon"
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment