Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
eed13f9b
Commit
eed13f9b
authored
Nov 13, 2002
by
Kazu Hirata
Committed by
Kazu Hirata
Nov 13, 2002
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/h8300/h8300.md (*andorsi3): New.
From-SVN: r59063
parent
fcff7028
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
23 additions
and
0 deletions
+23
-0
gcc/ChangeLog
+4
-0
gcc/config/h8300/h8300.md
+19
-0
No files found.
gcc/ChangeLog
View file @
eed13f9b
2002
-
11
-
12
Kazu
Hirata
<
kazu
@cs
.
umass
.
edu
>
*
config
/
h8300
/
h8300
.
md
(
*
andorsi3
)
:
New
.
2002
-
11
-
12
Franz
Sirl
<
Franz
.
Sirl
-
kernel
@lauterbach
.
com
>
2002
-
11
-
12
Franz
Sirl
<
Franz
.
Sirl
-
kernel
@lauterbach
.
com
>
*
doc
/
install
.
texi
(
powerpc
-*-
linux
-
gnu
*
)
:
Update
binutils
requirement
.
*
doc
/
install
.
texi
(
powerpc
-*-
linux
-
gnu
*
)
:
Update
binutils
requirement
.
...
...
gcc/config/h8300/h8300.md
View file @
eed13f9b
...
@@ -1118,6 +1118,25 @@
...
@@ -1118,6 +1118,25 @@
[
(set_attr "length" "4")
[
(set_attr "length" "4")
(set_attr "cc" "clobber")])
(set_attr "cc" "clobber")])
(define_insn "
*
andorsi3"
[
(set (match_operand:SI 0 "register_operand" "=r")
(ior:SI (and:SI (match_operand:SI 2 "register_operand" "r")
(match_operand:SI 3 "single_one_operand" "n"))
(match_operand:SI 1 "register_operand" "0")))]
"(INTVAL (operands
[
3
]
) & 0xffff) != 0"
"
*
{
operands
[
3
]
= GEN_INT (INTVAL (operands
[
3
]
) & 0xffff);
if (INTVAL (operands
[
3
]
) > 128)
{
operands
[
3
]
= GEN_INT (INTVAL (operands
[
3
]
) >> 8);
return
\"
bld
\\
t%V3,%x2
\;
bst
\\
t%V3,%x0
\"
;
}
return
\"
bld
\\
t%V3,%w2
\;
bst
\\
t%V3,%w0
\"
;
}"
[
(set_attr "length" "4")
(set_attr "cc" "clobber")])
(define_expand "andsi3"
(define_expand "andsi3"
[
(set (match_operand:SI 0 "register_operand" "")
[
(set (match_operand:SI 0 "register_operand" "")
(and:SI (match_operand:SI 1 "register_operand" "")
(and:SI (match_operand:SI 1 "register_operand" "")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment