Skip to content

R
riscv-gcc-1
Commit eeb0c7c0 by Jeff Law
Options

Fix vector-compare-1 regressions on sh4/sh4eb caused by pattern clobbering T reg… 

Fix vector-compare-1 regressions on sh4/sh4eb caused by pattern clobbering T reg without expressing that in its RTL.

	PR rtl-optimization/90275
	* config/sh/sh.md (mov_neg_si_t): Clobber the T register in the
	pattern.
parent 6e4cd3cd
Showing with 6 additions and 0 deletions
gcc/ChangeLog
2020-03-25 Jeff Law <law@redhat.com>
PR rtl-optimization/90275
* config/sh/sh.md (mov_neg_si_t): Clobber the T register in the
pattern.
2020-03-25 Jakub Jelinek <jakub@redhat.com>
PR target/94292
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment