Skip to content

R
riscv-gcc-1
Commit edc62122 by Richard Earnshaw Committed by Richard Earnshaw
Options

* arm.h (EXTRA_CONSTRAINT_STR_ARM): Update comment. 

From-SVN: r79468
parent db4397e7
Showing with 7 additions and 1 deletions
gcc/ChangeLog
2004-03-14 Richard Earnshaw <rearnsha@arm.com>
* arm.h (EXTRA_CONSTRAINT_STR_ARM): Update comment.
2004-03-13 Dara Hazeghi <dhazeghi@yahoo.com>
* doc/install.texi: Note status of -fnew-ra.
......
gcc/config/arm/arm.h
......@@ -1469,7 +1469,9 @@ enum reg_class
`S' means any symbol that has the SYMBOL_REF_FLAG set or a CONSTANT_POOL
address. This means that the symbol is in the text segment and can be
accessed without using a load.
'U' is an address valid for VFP load/store insns. */
'U' Prefixes an extended memory constraint where:
'Uv' is an address valid for VFP load/store insns.
'Uq' is an address valid for ldrsb. */
#define EXTRA_CONSTRAINT_STR_ARM(OP, C, STR) \
(((C) == 'Q') ? (GET_CODE (OP) == MEM \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment