Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
ebde3ea8
Commit
ebde3ea8
authored
Jul 11, 2005
by
Kazu Hirata
Committed by
Kazu Hirata
Jul 11, 2005
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* gcc.c-torture/execute/20020720-1.x: Remove.
From-SVN: r101893
parent
7ddcf3d2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
4 additions
and
39 deletions
+4
-39
gcc/testsuite/ChangeLog
+4
-0
gcc/testsuite/gcc.c-torture/execute/20020720-1.x
+0
-39
No files found.
gcc/testsuite/ChangeLog
View file @
ebde3ea8
2005
-
07
-
11
Kazu
Hirata
<
kazu
@codesourcery
.
com
>
*
gcc
.
c
-
torture
/
execute
/
20020720
-
1
.
x
:
Remove
.
2005
-
07
-
11
Jakub
Jelinek
<
jakub
@redhat
.
com
>
*
gfortran
.
fortran
-
torture
/
execute
/
forall_7
.
f90
:
New
test
.
...
...
gcc/testsuite/gcc.c-torture/execute/20020720-1.x
deleted
100644 → 0
View file @
7ddcf3d2
# The following targets fail 20020720-1.c for several reasons:
# (1) They implement floating point instructions via software, or
# (2) The "abs(x) < 0.0" comparison is split up in too many intermediate
# insns for combine to handle -- it can handle max three insns
# simultaneously. For example, for RISCy machines it is common that 1
# insn performs abs, 1 insn loads 0.0, 1 insn sets CCmode flags based
# upon the FP comparison, and a 4th insn makes a conditional branch
# based upon the appropriate bits in the flags. On the other hand, if
# for example the comparison insn takes 0.0 as an operand, the
# combiner is able to see all intermediate instructions simultaneously
# and can make the optimization.
# Don't XFAIL at -O0, that should never fail.
if { [istarget "sparc*-*-*"] } {
set torture_eval_before_compile {
global compiler_conditional_xfail_data
set compiler_conditional_xfail_data {
"PR opt/10348" \
{ "*-*-*" } \
{ "-fpic" "-fPIC" } \
{ "-O0" }
}
}
return 0
}
set torture_eval_before_compile {
global compiler_conditional_xfail_data
set compiler_conditional_xfail_data {
"This test fails to optimize completely on certain platforms." \
{ "xtensa-*-*" "sh-*-*" "arm*-*-*" "strongarm*-*-*" "xscale*-*-*" \
"h8300*-*-*" "frv-*-*" "powerpc*-*-*" "rs6000-*-*" "bfin*-*" \
"m32r*-*-*" "avr-*-*"} \
{ "*" } \
{ "-O0" }
}
}
return 0
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment