Skip to content

R
riscv-gcc-1
Commit ea2637eb by Kazu Hirata Committed by Kazu Hirata
Options

* config/cris/cris.h: Revert my "fix comment typos" patch. 

From-SVN: r81392
parent 6c3db3ab
Showing with 5 additions and 1 deletions
gcc/ChangeLog
2004-05-01 Kazu Hirata <kazu@cs.umass.edu>
* config/cris/cris.h: Revert my "fix comment typos" patch.
2004-05-01 Richard Sandiford <rsandifo@redhat.com>
* config/mips/mips.h (TUNE_MACC_CHAINS): Fix comment.
......
gcc/config/cris/cris.h
......@@ -337,7 +337,7 @@ extern int target_flags;
/* Whether or not to work around multiplication instruction hardware bug
when generating code for models where it may be present. From the
trouble report for Etrax 100 LX: "A multiply operation may cause
incorrect cache behavior under some specific circumstances. The
incorrect cache behaviour under some specific circumstances. The
problem can occur if the instruction following the multiply instruction
causes a cache miss, and multiply operand 1 (source operand) bits
[31:27] matches the logical mapping of the mode register address
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment