Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
e8ad90e5
Commit
e8ad90e5
authored
Jul 24, 2000
by
Michael Meissner
Committed by
Michael Meissner
Jul 24, 2000
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Add D30V options
From-SVN: r35228
parent
99b51359
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
41 additions
and
1 deletions
+41
-1
gcc/ChangeLog
+4
-0
gcc/invoke.texi
+37
-1
No files found.
gcc/ChangeLog
View file @
e8ad90e5
2000-07-24 Michael Meissner <meissner@redhat.com>
* invoke.texi (D30V Options): Add d30v options.
Mon Jul 24 02:04:52 2000 Jeffrey A Law (law@cygnus.com)
* gcse.c (alloc_pre_mem): Do not alloc TRANSPOUT, it is not
...
...
gcc/invoke.texi
View file @
e8ad90e5
...
...
@@ -3902,6 +3902,7 @@ that macro, which enables you to change the defaults.
* NS32K Options::
* AVR Options::
* MCore Options::
* D30V Options::
@end menu
@node M680x0 Options
...
...
@@ -7102,9 +7103,44 @@ Generate code for a little endian target.
@
itemx
-
m210
@
itemx
-
m340
Generate
code
for
the
210
processor
.
@
end
table
@
node
D30V
Options
@
subsection
D30V
Options
@
cindex
D30V
Options
These
@
samp
{-
m
}
options
are
defined
for
D30V
implementations
:
@
table
@
code
@
item
-
mextmem
Link
the
@
samp
{.
text
},
@
samp
{.
data
},
@
samp
{.
bss
},
@
samp
{.
strings
},
@
samp
{.
rodata
},
@
samp
{.
rodata1
},
@
samp
{.
data1
}
sections
into
external
memory
,
which
starts
at
location
@
code
{
0x80000000
}.
@
item
-
mextmemory
Same
as
the
@
samp
{-
mextmem
}
switch
.
@
item
-
monchip
Link
the
@
samp
{.
text
}
section
into
onchip
text
memory
,
which
starts
at
location
@
code
{
0x0
}.
Also
link
@
samp
{.
data
},
@
samp
{.
bss
},
@
samp
{.
strings
},
@
samp
{.
rodata
},
@
samp
{.
rodata1
},
@
samp
{.
data1
}
sections
into
onchip
data
memory
,
which
starts
at
location
@
code
{
0x20000000
}.
@
item
-
mno
-
asm
-
optimize
@
itemx
-
masm
-
optimize
Disable
(
enable
)
passing
@
samp
{-
O
}
to
the
assembler
when
optimizing
.
The
assembler
uses
the
@
samp
{-
O
}
option
to
automatically
parallelize
adjacent
short
instructions
where
possible
.
@
item
-
mbranch
-
cost
=@
var
{
n
}
Increase
the
internal
costs
of
branches
to
@
var
{
n
}.
Higher
costs
means
that
the
compiler
will
issue
more
instructions
to
avoid
doing
a
branch
.
The
default
is
2.
@
item
-
mcond
-
exec
=@
var
{
n
}
Specify
the
maximum
number
of
conditionally
executed
instructions
that
replace
a
branch
.
The
default
is
4.
@
end
table
@
node
Code
Gen
Options
@
section
Options
for
Code
Generation
Conventions
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment