Skip to content

R
riscv-gcc-1
Commit e87afe54 by Richard Earnshaw Committed by Richard Earnshaw
Options

[arm] Add default FPUs for CPUs. 


This patch adds the default CPUs for each cpu and provides options for
changing the FPU variant when appropriate.

It turns out to be easier to describe removal options using general
mask operations that disable a concept rather than specific bits.
Sometimes the helper definitions for enabling a feature are not excat
duals when it comes to disabling them - for example, +simd forcibly
turns on double-precision capabilities in the FPU, but disabling just
simd (+nosimd) should not forcibly disable that.

	* config/arm/arm-isa.h (ISA_ALL_FPU_INTERNAL): Renamed from ISA_ALL_FPU.
	(ISA_ALL_CRYPTO): New macro.
	(ISA_ALL_SIMD): New macro
	(ISA_ALL_FP): New macro.
	* config/arm/arm.c (fpu_bitlist): Update initializer.
	* config/arm/arm-cpus.in: Use new ISA_ALL macros to disable crypto,
	simd or fp.
	(arm9e): Add fpu.  Add option for nofp
	(arm946e-s, arm966e-s, arm968e-s, arm10e, arm1020e, arm1022e): Likewise.
	(arm926ej-s, arm1026ej-s): Likewise.
	(generic-armv7-a): Add fpu.  Add options for simd, vfpv3, vfpv3-d16,
	vfpv3-fp16, vfpv3-d16-fp16, vfpv4, vfpv4-d16, neon, neon-vfp3,
	neon-fp16, neon-vfpv4, nofp and nosimd.
	(cortex-a5, cortex-a7): Add fpu.  Add options for nosimd and nofp.
	(cortex-a8): Add fpu.  Add option for nofp.
	(cortex-a9): Add fpu.  Add options for nosimd and nofp.
	(cortex-a12, cortex-a15, cortex-a17): Add fpu.  Add option for nofp.
	(cortex-r4f): Add fpu.
	(cortex-r5): Add fpu.  Add options for nofp.dp and nofp.
	(cortex-r7): Use idiv option from architecture.  Add fpu.  Add option
	for nofp.
	(cortex-r8): Likewise.
	(cortex-m4): Add fpu.  Add option for nofp.
	(cortex-a15.cortex-a7): Add fpu.  Add option for nofp.
	(cortex-a17.cortex-a7): Likewise.
	(cortex-a32): Add fpu.  Add options for crypto and nofp.
	(cortex-a35, cortex-a53): Likewise.
	(cortex-a57): Add fpu.  Add option for crypto.
	(cortex-a72, cortex-a73): Likewise.
	(exynos-m1): Likewise.
	(cortex-a57.cortex-a53, cortex-a72.cortex-a53): Likewise.
	(cortex-a73.cortex-a35, cortex-a73.cortex-a53): Likewise.
	(cortex-m33): Add fpu.  Add option for nofp.
	* config/arm/arm-cpu-cdata.h: Regenerated
	* config/arm/arm-cpu-data.h: Regenerated.

From-SVN: r249284
parent 76d7d533
Showing with 730 additions and 164 deletions
gcc/ChangeLog
2017-06-16 Richard Earnshaw <rearnsha@arm.com> 2017-06-16 Richard Earnshaw <rearnsha@arm.com>
* config/arm/arm-isa.h (ISA_ALL_FPU_INTERNAL): Renamed from ISA_ALL_FPU.
(ISA_ALL_CRYPTO): New macro.
(ISA_ALL_SIMD): New macro
(ISA_ALL_FP): New macro.
* config/arm/arm.c (fpu_bitlist): Update initializer.
* config/arm/arm-cpus.in: Use new ISA_ALL macros to disable crypto,
simd or fp.
(arm9e): Add fpu. Add option for nofp
(arm946e-s, arm966e-s, arm968e-s, arm10e, arm1020e, arm1022e): Likewise.
(arm926ej-s, arm1026ej-s): Likewise.
(generic-armv7-a): Add fpu. Add options for simd, vfpv3, vfpv3-d16,
vfpv3-fp16, vfpv3-d16-fp16, vfpv4, vfpv4-d16, neon, neon-vfp3,
neon-fp16, neon-vfpv4, nofp and nosimd.
(cortex-a5, cortex-a7): Add fpu. Add options for nosimd and nofp.
(cortex-a8): Add fpu. Add option for nofp.
(cortex-a9): Add fpu. Add options for nosimd and nofp.
(cortex-a12, cortex-a15, cortex-a17): Add fpu. Add option for nofp.
(cortex-r4f): Add fpu.
(cortex-r5): Add fpu. Add options for nofp.dp and nofp.
(cortex-r7): Use idiv option from architecture. Add fpu. Add option
for nofp.
(cortex-r8): Likewise.
(cortex-m4): Add fpu. Add option for nofp.
(cortex-a15.cortex-a7): Add fpu. Add option for nofp.
(cortex-a17.cortex-a7): Likewise.
(cortex-a32): Add fpu. Add options for crypto and nofp.
(cortex-a35, cortex-a53): Likewise.
(cortex-a57): Add fpu. Add option for crypto.
(cortex-a72, cortex-a73): Likewise.
(exynos-m1): Likewise.
(cortex-a57.cortex-a53, cortex-a72.cortex-a53): Likewise.
(cortex-a73.cortex-a35, cortex-a73.cortex-a53): Likewise.
(cortex-m33): Add fpu. Add option for nofp.
* config/arm/arm-cpu-cdata.h: Regenerated
* config/arm/arm-cpu-data.h: Regenerated.
2017-06-16 Richard Earnshaw <rearnsha@arm.com>
* arm-cpus.in (armv5e): Add options fp, vfpv2 and nofp. * arm-cpus.in (armv5e): Add options fp, vfpv2 and nofp.
(armv5te, armv5tej): Likewise. (armv5te, armv5tej): Likewise.
(armv6, armv6j, armv6k, armv6z, armv6kz, armv6zk, armv6t2): Likewise. (armv6, armv6j, armv6k, armv6z, armv6kz, armv6zk, armv6t2): Likewise.
......
gcc/config/arm/arm-cpu-cdata.h
...@@ -341,6 +341,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -341,6 +341,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm9e", "arm9e",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -348,6 +349,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -348,6 +349,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm946e-s", "arm946e-s",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -355,6 +357,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -355,6 +357,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm966e-s", "arm966e-s",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -362,6 +365,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -362,6 +365,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm968e-s", "arm968e-s",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -369,6 +373,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -369,6 +373,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm10e", "arm10e",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -376,6 +381,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -376,6 +381,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm1020e", "arm1020e",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -383,6 +389,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -383,6 +389,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm1022e", "arm1022e",
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -440,6 +447,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -440,6 +447,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm926ej-s", "arm926ej-s",
{ {
ISA_ARMv5tej, ISA_ARMv5tej,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -447,6 +455,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -447,6 +455,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"arm1026ej-s", "arm1026ej-s",
{ {
ISA_ARMv5tej, ISA_ARMv5tej,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -556,6 +565,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -556,6 +565,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"generic-armv7-a", "generic-armv7-a",
{ {
ISA_ARMv7a, ISA_ARMv7a,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -563,6 +573,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -563,6 +573,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a5", "cortex-a5",
{ {
ISA_ARMv7a, ISA_ARMv7a,
ISA_VFPv3,ISA_NEON,isa_bit_fp16conv,
isa_nobit isa_nobit
}, },
}, },
...@@ -570,6 +581,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -570,6 +581,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a7", "cortex-a7",
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -585,7 +597,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -585,7 +597,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a9", "cortex-a9",
{ {
ISA_ARMv7a, ISA_ARMv7a,
ISA_VFPv3,ISA_NEON, ISA_VFPv3,ISA_NEON,isa_bit_fp16conv,
isa_nobit isa_nobit
}, },
}, },
...@@ -593,6 +605,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -593,6 +605,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a12", "cortex-a12",
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -600,6 +613,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -600,6 +613,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a15", "cortex-a15",
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -607,6 +621,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -607,6 +621,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a17", "cortex-a17",
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -621,6 +636,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -621,6 +636,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-r4f", "cortex-r4f",
{ {
ISA_ARMv7r, ISA_ARMv7r,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -628,7 +644,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -628,7 +644,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-r5", "cortex-r5",
{ {
ISA_ARMv7r, ISA_ARMv7r,
isa_bit_adiv, ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -636,7 +652,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -636,7 +652,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-r7", "cortex-r7",
{ {
ISA_ARMv7r, ISA_ARMv7r,
isa_bit_adiv, ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -644,7 +660,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -644,7 +660,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-r8", "cortex-r8",
{ {
ISA_ARMv7r, ISA_ARMv7r,
isa_bit_adiv, ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
}, },
...@@ -652,6 +668,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -652,6 +668,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-m7", "cortex-m7",
{ {
ISA_ARMv7em, ISA_ARMv7em,
ISA_FPv5,ISA_FP_DBL,
isa_quirk_no_volatile_ce, isa_quirk_no_volatile_ce,
isa_nobit isa_nobit
}, },
...@@ -660,6 +677,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -660,6 +677,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-m4", "cortex-m4",
{ {
ISA_ARMv7em, ISA_ARMv7em,
ISA_VFPv4,
isa_nobit isa_nobit
}, },
}, },
...@@ -682,6 +700,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -682,6 +700,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a15.cortex-a7", "cortex-a15.cortex-a7",
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -689,6 +708,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -689,6 +708,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a17.cortex-a7", "cortex-a17.cortex-a7",
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -696,6 +716,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -696,6 +716,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a32", "cortex-a32",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -703,6 +724,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -703,6 +724,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a35", "cortex-a35",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -710,6 +732,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -710,6 +732,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a53", "cortex-a53",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -717,6 +740,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -717,6 +740,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a57", "cortex-a57",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -724,6 +748,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -724,6 +748,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a72", "cortex-a72",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -731,6 +756,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -731,6 +756,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a73", "cortex-a73",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -738,6 +764,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -738,6 +764,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"exynos-m1", "exynos-m1",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -745,6 +772,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -745,6 +772,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"xgene1", "xgene1",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -752,6 +780,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -752,6 +780,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a57.cortex-a53", "cortex-a57.cortex-a53",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -759,6 +788,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -759,6 +788,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a72.cortex-a53", "cortex-a72.cortex-a53",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -766,6 +796,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -766,6 +796,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a73.cortex-a35", "cortex-a73.cortex-a35",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -773,6 +804,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -773,6 +804,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-a73.cortex-a53", "cortex-a73.cortex-a53",
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
}, },
...@@ -787,6 +819,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] = ...@@ -787,6 +819,7 @@ static const struct arm_arch_core_flag arm_arch_core_flags[] =
"cortex-m33", "cortex-m33",
{ {
ISA_ARMv8m_main, ISA_ARMv8m_main,
ISA_FPv5,
isa_nobit isa_nobit
}, },
}, },
......
gcc/config/arm/arm-cpu-data.h
...@@ -20,10 +20,162 @@ ...@@ -20,10 +20,162 @@
License along with GCC; see the file COPYING3. If not see License along with GCC; see the file COPYING3. If not see
<http://www.gnu.org/licenses/>. */ <http://www.gnu.org/licenses/>. */
static const struct cpu_option cpu_opttab_arm9e[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm946es[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm966es[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm968es[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm10e[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm1020e[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm1022e[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm926ejs[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_arm1026ejs[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_genericv7a[] = {
{
"simd", false,
{ ISA_VFPv3,ISA_NEON, isa_nobit }
},
{
"vfpv3", false,
{ ISA_VFPv3,ISA_FP_D32, isa_nobit }
},
{
"vfpv3-d16", false,
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit }
},
{
"vfpv3-fp16", false,
{ ISA_VFPv3,ISA_FP_D32,isa_bit_fp16conv, isa_nobit }
},
{
"vfpv3-d16-fp16", false,
{ ISA_VFPv3,ISA_FP_DBL,isa_bit_fp16conv, isa_nobit }
},
{
"vfpv4", false,
{ ISA_VFPv4,ISA_FP_D32, isa_nobit }
},
{
"vfpv4-d16", false,
{ ISA_VFPv4,ISA_FP_DBL, isa_nobit }
},
{
"neon", false,
{ ISA_VFPv3,ISA_NEON, isa_nobit }
},
{
"neon-vfpv3", false,
{ ISA_VFPv3,ISA_NEON, isa_nobit }
},
{
"neon-fp16", false,
{ ISA_VFPv3,ISA_NEON,isa_bit_fp16conv, isa_nobit }
},
{
"neon-vfpv4", false,
{ ISA_VFPv4,ISA_NEON, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{
"nosimd", true,
{ ISA_ALL_SIMD, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa5[] = {
{
"nosimd", true,
{ ISA_ALL_SIMD, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa7[] = {
{
"nosimd", true,
{ ISA_ALL_SIMD, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa8[] = { static const struct cpu_option cpu_opttab_cortexa8[] = {
{ {
"nofp", true, "nofp", true,
{ ISA_NEON,ISA_VFPv3, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -31,11 +183,215 @@ static const struct cpu_option cpu_opttab_cortexa8[] = { ...@@ -31,11 +183,215 @@ static const struct cpu_option cpu_opttab_cortexa8[] = {
static const struct cpu_option cpu_opttab_cortexa9[] = { static const struct cpu_option cpu_opttab_cortexa9[] = {
{ {
"nofp", true, "nofp", true,
{ ISA_NEON,ISA_VFPv3, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"nosimd", true, "nosimd", true,
{ ISA_NEON, isa_nobit } { ISA_ALL_SIMD, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa12[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa15[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa17[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexr5[] = {
{
"nofp.dp", true,
{ ISA_FP_DBL, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexr7[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexr8[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexm7[] = {
{
"nofp.dp", true,
{ ISA_FP_DBL, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexm4[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa15cortexa7[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa17cortexa7[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa32[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa35[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa53[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa57[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa72[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa73[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_exynosm1[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_xgene1[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa57cortexa53[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa72cortexa53[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa73cortexa35[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexa73cortexa53[] = {
{
"crypto", false,
{ ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
},
{ NULL, false, {isa_nobit}}
};
static const struct cpu_option cpu_opttab_cortexm33[] = {
{
"nofp", true,
{ ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -589,9 +945,10 @@ static const struct processors all_cores[] = ...@@ -589,9 +945,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm9e,
&arm_9e_tune &arm_9e_tune
}, },
{ {
...@@ -601,9 +958,10 @@ static const struct processors all_cores[] = ...@@ -601,9 +958,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm946es,
&arm_9e_tune &arm_9e_tune
}, },
{ {
...@@ -613,9 +971,10 @@ static const struct processors all_cores[] = ...@@ -613,9 +971,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm966es,
&arm_9e_tune &arm_9e_tune
}, },
{ {
...@@ -625,9 +984,10 @@ static const struct processors all_cores[] = ...@@ -625,9 +984,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm968es,
&arm_9e_tune &arm_9e_tune
}, },
{ {
...@@ -637,9 +997,10 @@ static const struct processors all_cores[] = ...@@ -637,9 +997,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm10e,
&arm_fastmul_tune &arm_fastmul_tune
}, },
{ {
...@@ -649,9 +1010,10 @@ static const struct processors all_cores[] = ...@@ -649,9 +1010,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm1020e,
&arm_fastmul_tune &arm_fastmul_tune
}, },
{ {
...@@ -661,9 +1023,10 @@ static const struct processors all_cores[] = ...@@ -661,9 +1023,10 @@ static const struct processors all_cores[] =
"5TE", BASE_ARCH_5TE, "5TE", BASE_ARCH_5TE,
{ {
ISA_ARMv5te, ISA_ARMv5te,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm1022e,
&arm_fastmul_tune &arm_fastmul_tune
}, },
{ {
...@@ -758,9 +1121,10 @@ static const struct processors all_cores[] = ...@@ -758,9 +1121,10 @@ static const struct processors all_cores[] =
"5TEJ", BASE_ARCH_5TEJ, "5TEJ", BASE_ARCH_5TEJ,
{ {
ISA_ARMv5tej, ISA_ARMv5tej,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm926ejs,
&arm_9e_tune &arm_9e_tune
}, },
{ {
...@@ -770,9 +1134,10 @@ static const struct processors all_cores[] = ...@@ -770,9 +1134,10 @@ static const struct processors all_cores[] =
"5TEJ", BASE_ARCH_5TEJ, "5TEJ", BASE_ARCH_5TEJ,
{ {
ISA_ARMv5tej, ISA_ARMv5tej,
ISA_VFPv2,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_arm1026ejs,
&arm_9e_tune &arm_9e_tune
}, },
{ {
...@@ -954,9 +1319,10 @@ static const struct processors all_cores[] = ...@@ -954,9 +1319,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7a, ISA_ARMv7a,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_genericv7a,
&arm_cortex_tune &arm_cortex_tune
}, },
{ {
...@@ -966,9 +1332,10 @@ static const struct processors all_cores[] = ...@@ -966,9 +1332,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7a, ISA_ARMv7a,
ISA_VFPv3,ISA_NEON,isa_bit_fp16conv,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa5,
&arm_cortex_a5_tune &arm_cortex_a5_tune
}, },
{ {
...@@ -978,9 +1345,10 @@ static const struct processors all_cores[] = ...@@ -978,9 +1345,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa7,
&arm_cortex_a7_tune &arm_cortex_a7_tune
}, },
{ {
...@@ -1003,7 +1371,7 @@ static const struct processors all_cores[] = ...@@ -1003,7 +1371,7 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7a, ISA_ARMv7a,
ISA_VFPv3,ISA_NEON, ISA_VFPv3,ISA_NEON,isa_bit_fp16conv,
isa_nobit isa_nobit
}, },
cpu_opttab_cortexa9, cpu_opttab_cortexa9,
...@@ -1016,9 +1384,10 @@ static const struct processors all_cores[] = ...@@ -1016,9 +1384,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa12,
&arm_cortex_a12_tune &arm_cortex_a12_tune
}, },
{ {
...@@ -1028,9 +1397,10 @@ static const struct processors all_cores[] = ...@@ -1028,9 +1397,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa15,
&arm_cortex_a15_tune &arm_cortex_a15_tune
}, },
{ {
...@@ -1040,9 +1410,10 @@ static const struct processors all_cores[] = ...@@ -1040,9 +1410,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa17,
&arm_cortex_a12_tune &arm_cortex_a12_tune
}, },
{ {
...@@ -1064,6 +1435,7 @@ static const struct processors all_cores[] = ...@@ -1064,6 +1435,7 @@ static const struct processors all_cores[] =
"7R", BASE_ARCH_7R, "7R", BASE_ARCH_7R,
{ {
ISA_ARMv7r, ISA_ARMv7r,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, NULL,
...@@ -1077,9 +1449,10 @@ static const struct processors all_cores[] = ...@@ -1077,9 +1449,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv7r, ISA_ARMv7r,
isa_bit_adiv, isa_bit_adiv,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexr5,
&arm_cortex_tune &arm_cortex_tune
}, },
{ {
...@@ -1090,9 +1463,10 @@ static const struct processors all_cores[] = ...@@ -1090,9 +1463,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv7r, ISA_ARMv7r,
isa_bit_adiv, isa_bit_adiv,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexr7,
&arm_cortex_tune &arm_cortex_tune
}, },
{ {
...@@ -1103,9 +1477,10 @@ static const struct processors all_cores[] = ...@@ -1103,9 +1477,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv7r, ISA_ARMv7r,
isa_bit_adiv, isa_bit_adiv,
ISA_VFPv3,ISA_FP_DBL,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexr8,
&arm_cortex_tune &arm_cortex_tune
}, },
{ {
...@@ -1115,10 +1490,11 @@ static const struct processors all_cores[] = ...@@ -1115,10 +1490,11 @@ static const struct processors all_cores[] =
"7EM", BASE_ARCH_7EM, "7EM", BASE_ARCH_7EM,
{ {
ISA_ARMv7em, ISA_ARMv7em,
ISA_FPv5,ISA_FP_DBL,
isa_quirk_no_volatile_ce, isa_quirk_no_volatile_ce,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexm7,
&arm_cortex_m7_tune &arm_cortex_m7_tune
}, },
{ {
...@@ -1128,9 +1504,10 @@ static const struct processors all_cores[] = ...@@ -1128,9 +1504,10 @@ static const struct processors all_cores[] =
"7EM", BASE_ARCH_7EM, "7EM", BASE_ARCH_7EM,
{ {
ISA_ARMv7em, ISA_ARMv7em,
ISA_VFPv4,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexm4,
&arm_v7m_tune &arm_v7m_tune
}, },
{ {
...@@ -1165,9 +1542,10 @@ static const struct processors all_cores[] = ...@@ -1165,9 +1542,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa15cortexa7,
&arm_cortex_a15_tune &arm_cortex_a15_tune
}, },
{ {
...@@ -1177,9 +1555,10 @@ static const struct processors all_cores[] = ...@@ -1177,9 +1555,10 @@ static const struct processors all_cores[] =
"7A", BASE_ARCH_7A, "7A", BASE_ARCH_7A,
{ {
ISA_ARMv7ve, ISA_ARMv7ve,
ISA_VFPv4,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa17cortexa7,
&arm_cortex_a12_tune &arm_cortex_a12_tune
}, },
{ {
...@@ -1190,9 +1569,10 @@ static const struct processors all_cores[] = ...@@ -1190,9 +1569,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa32,
&arm_cortex_a35_tune &arm_cortex_a35_tune
}, },
{ {
...@@ -1203,9 +1583,10 @@ static const struct processors all_cores[] = ...@@ -1203,9 +1583,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa35,
&arm_cortex_a35_tune &arm_cortex_a35_tune
}, },
{ {
...@@ -1216,9 +1597,10 @@ static const struct processors all_cores[] = ...@@ -1216,9 +1597,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa53,
&arm_cortex_a53_tune &arm_cortex_a53_tune
}, },
{ {
...@@ -1229,9 +1611,10 @@ static const struct processors all_cores[] = ...@@ -1229,9 +1611,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa57,
&arm_cortex_a57_tune &arm_cortex_a57_tune
}, },
{ {
...@@ -1242,9 +1625,10 @@ static const struct processors all_cores[] = ...@@ -1242,9 +1625,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa72,
&arm_cortex_a57_tune &arm_cortex_a57_tune
}, },
{ {
...@@ -1255,9 +1639,10 @@ static const struct processors all_cores[] = ...@@ -1255,9 +1639,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa73,
&arm_cortex_a73_tune &arm_cortex_a73_tune
}, },
{ {
...@@ -1268,9 +1653,10 @@ static const struct processors all_cores[] = ...@@ -1268,9 +1653,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_exynosm1,
&arm_exynosm1_tune &arm_exynosm1_tune
}, },
{ {
...@@ -1280,9 +1666,10 @@ static const struct processors all_cores[] = ...@@ -1280,9 +1666,10 @@ static const struct processors all_cores[] =
"8A", BASE_ARCH_8A, "8A", BASE_ARCH_8A,
{ {
ISA_ARMv8a, ISA_ARMv8a,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_xgene1,
&arm_xgene1_tune &arm_xgene1_tune
}, },
{ {
...@@ -1293,9 +1680,10 @@ static const struct processors all_cores[] = ...@@ -1293,9 +1680,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa57cortexa53,
&arm_cortex_a57_tune &arm_cortex_a57_tune
}, },
{ {
...@@ -1306,9 +1694,10 @@ static const struct processors all_cores[] = ...@@ -1306,9 +1694,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa72cortexa53,
&arm_cortex_a57_tune &arm_cortex_a57_tune
}, },
{ {
...@@ -1319,9 +1708,10 @@ static const struct processors all_cores[] = ...@@ -1319,9 +1708,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa73cortexa35,
&arm_cortex_a73_tune &arm_cortex_a73_tune
}, },
{ {
...@@ -1332,9 +1722,10 @@ static const struct processors all_cores[] = ...@@ -1332,9 +1722,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8a, ISA_ARMv8a,
isa_bit_crc32, isa_bit_crc32,
ISA_FP_ARMv8,ISA_NEON,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexa73cortexa53,
&arm_cortex_a73_tune &arm_cortex_a73_tune
}, },
{ {
...@@ -1357,9 +1748,10 @@ static const struct processors all_cores[] = ...@@ -1357,9 +1748,10 @@ static const struct processors all_cores[] =
{ {
ISA_ARMv8m_main, ISA_ARMv8m_main,
isa_bit_ARMv7em, isa_bit_ARMv7em,
ISA_FPv5,
isa_nobit isa_nobit
}, },
NULL, cpu_opttab_cortexm33,
&arm_v7m_tune &arm_v7m_tune
}, },
{NULL, TARGET_CPU_arm_none, 0, NULL, BASE_ARCH_0, {isa_nobit}, NULL, NULL} {NULL, TARGET_CPU_arm_none, 0, NULL, BASE_ARCH_0, {isa_nobit}, NULL, NULL}
...@@ -1376,7 +1768,7 @@ static const struct cpu_option arch_opttab_armv5e[] = { ...@@ -1376,7 +1768,7 @@ static const struct cpu_option arch_opttab_armv5e[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1392,7 +1784,7 @@ static const struct cpu_option arch_opttab_armv5te[] = { ...@@ -1392,7 +1784,7 @@ static const struct cpu_option arch_opttab_armv5te[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1408,7 +1800,7 @@ static const struct cpu_option arch_opttab_armv5tej[] = { ...@@ -1408,7 +1800,7 @@ static const struct cpu_option arch_opttab_armv5tej[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1424,7 +1816,7 @@ static const struct cpu_option arch_opttab_armv6[] = { ...@@ -1424,7 +1816,7 @@ static const struct cpu_option arch_opttab_armv6[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1440,7 +1832,7 @@ static const struct cpu_option arch_opttab_armv6j[] = { ...@@ -1440,7 +1832,7 @@ static const struct cpu_option arch_opttab_armv6j[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1456,7 +1848,7 @@ static const struct cpu_option arch_opttab_armv6k[] = { ...@@ -1456,7 +1848,7 @@ static const struct cpu_option arch_opttab_armv6k[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1472,7 +1864,7 @@ static const struct cpu_option arch_opttab_armv6z[] = { ...@@ -1472,7 +1864,7 @@ static const struct cpu_option arch_opttab_armv6z[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1488,7 +1880,7 @@ static const struct cpu_option arch_opttab_armv6kz[] = { ...@@ -1488,7 +1880,7 @@ static const struct cpu_option arch_opttab_armv6kz[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1504,7 +1896,7 @@ static const struct cpu_option arch_opttab_armv6zk[] = { ...@@ -1504,7 +1896,7 @@ static const struct cpu_option arch_opttab_armv6zk[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1520,7 +1912,7 @@ static const struct cpu_option arch_opttab_armv6t2[] = { ...@@ -1520,7 +1912,7 @@ static const struct cpu_option arch_opttab_armv6t2[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv2,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1543,18 +1935,14 @@ static const struct cpu_option arch_opttab_armv7_a[] = { ...@@ -1543,18 +1935,14 @@ static const struct cpu_option arch_opttab_armv7_a[] = {
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit } { ISA_VFPv3,ISA_FP_DBL, isa_nobit }
}, },
{ {
"simd", false, "vfpv3-d16", false,
{ ISA_VFPv3,ISA_NEON, isa_nobit } { ISA_VFPv3,ISA_FP_DBL, isa_nobit }
}, },
{ {
"vfpv3", false, "vfpv3", false,
{ ISA_VFPv3,ISA_FP_D32, isa_nobit } { ISA_VFPv3,ISA_FP_D32, isa_nobit }
}, },
{ {
"vfpv3-d16", false,
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit }
},
{
"vfpv3-d16-fp16", false, "vfpv3-d16-fp16", false,
{ ISA_VFPv3,ISA_FP_DBL,isa_bit_fp16conv, isa_nobit } { ISA_VFPv3,ISA_FP_DBL,isa_bit_fp16conv, isa_nobit }
}, },
...@@ -1563,12 +1951,16 @@ static const struct cpu_option arch_opttab_armv7_a[] = { ...@@ -1563,12 +1951,16 @@ static const struct cpu_option arch_opttab_armv7_a[] = {
{ ISA_VFPv3,ISA_FP_DBL,ISA_FP_D32,isa_bit_fp16conv, isa_nobit } { ISA_VFPv3,ISA_FP_DBL,ISA_FP_D32,isa_bit_fp16conv, isa_nobit }
}, },
{ {
"vfpv4-d16", false,
{ ISA_VFPv4,ISA_FP_DBL, isa_nobit }
},
{
"vfpv4", false, "vfpv4", false,
{ ISA_VFPv4,ISA_FP_D32, isa_nobit } { ISA_VFPv4,ISA_FP_D32, isa_nobit }
}, },
{ {
"vfpv4-d16", false, "simd", false,
{ ISA_VFPv4,ISA_FP_DBL, isa_nobit } { ISA_VFPv3,ISA_NEON, isa_nobit }
}, },
{ {
"neon", false, "neon", false,
...@@ -1588,33 +1980,25 @@ static const struct cpu_option arch_opttab_armv7_a[] = { ...@@ -1588,33 +1980,25 @@ static const struct cpu_option arch_opttab_armv7_a[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv4,ISA_NEON, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"nosimd", true, "nosimd", true,
{ ISA_NEON, isa_nobit } { ISA_ALL_SIMD, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
static const struct cpu_option arch_opttab_armv7ve[] = { static const struct cpu_option arch_opttab_armv7ve[] = {
{ {
"fp", false, "vfpv3-d16", false,
{ ISA_VFPv4,ISA_FP_DBL, isa_nobit } { ISA_VFPv3,ISA_FP_DBL, isa_nobit }
},
{
"simd", false,
{ ISA_VFPv4,ISA_NEON, isa_nobit }
}, },
{ {
"vfpv3", false, "vfpv3", false,
{ ISA_VFPv3,ISA_FP_D32, isa_nobit } { ISA_VFPv3,ISA_FP_D32, isa_nobit }
}, },
{ {
"vfpv3-d16", false,
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit }
},
{
"vfpv3-d16-fp16", false, "vfpv3-d16-fp16", false,
{ ISA_VFPv3,ISA_FP_DBL,isa_bit_fp16conv, isa_nobit } { ISA_VFPv3,ISA_FP_DBL,isa_bit_fp16conv, isa_nobit }
}, },
...@@ -1623,14 +2007,18 @@ static const struct cpu_option arch_opttab_armv7ve[] = { ...@@ -1623,14 +2007,18 @@ static const struct cpu_option arch_opttab_armv7ve[] = {
{ ISA_VFPv3,ISA_FP_DBL,ISA_FP_D32,isa_bit_fp16conv, isa_nobit } { ISA_VFPv3,ISA_FP_DBL,ISA_FP_D32,isa_bit_fp16conv, isa_nobit }
}, },
{ {
"vfpv4", false, "vfpv4-d16", false,
{ ISA_VFPv4,ISA_FP_D32, isa_nobit } { ISA_VFPv4,ISA_FP_DBL, isa_nobit }
}, },
{ {
"vfpv4-d16", false, "fp", false,
{ ISA_VFPv4,ISA_FP_DBL, isa_nobit } { ISA_VFPv4,ISA_FP_DBL, isa_nobit }
}, },
{ {
"vfpv4", false,
{ ISA_VFPv4,ISA_FP_D32, isa_nobit }
},
{
"neon", false, "neon", false,
{ ISA_VFPv3,ISA_NEON, isa_nobit } { ISA_VFPv3,ISA_NEON, isa_nobit }
}, },
...@@ -1643,36 +2031,40 @@ static const struct cpu_option arch_opttab_armv7ve[] = { ...@@ -1643,36 +2031,40 @@ static const struct cpu_option arch_opttab_armv7ve[] = {
{ ISA_VFPv3,ISA_NEON,isa_bit_fp16conv, isa_nobit } { ISA_VFPv3,ISA_NEON,isa_bit_fp16conv, isa_nobit }
}, },
{ {
"simd", false,
{ ISA_VFPv4,ISA_NEON, isa_nobit }
},
{
"neon-vfpv4", false, "neon-vfpv4", false,
{ ISA_VFPv4,ISA_NEON, isa_nobit } { ISA_VFPv4,ISA_NEON, isa_nobit }
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv4,ISA_NEON, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"nosimd", true, "nosimd", true,
{ ISA_NEON, isa_nobit } { ISA_ALL_SIMD, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
static const struct cpu_option arch_opttab_armv7_r[] = { static const struct cpu_option arch_opttab_armv7_r[] = {
{ {
"fp", false,
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit }
},
{
"fp.sp", false, "fp.sp", false,
{ ISA_VFPv3, isa_nobit } { ISA_VFPv3, isa_nobit }
}, },
{ {
"fp", false,
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit }
},
{
"idiv", false, "idiv", false,
{ isa_bit_adiv, isa_nobit } { isa_bit_adiv, isa_nobit }
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_VFPv3,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"noidiv", true, "noidiv", true,
...@@ -1696,7 +2088,7 @@ static const struct cpu_option arch_opttab_armv7e_m[] = { ...@@ -1696,7 +2088,7 @@ static const struct cpu_option arch_opttab_armv7e_m[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_FPv5,ISA_FP_DBL, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1712,15 +2104,15 @@ static const struct cpu_option arch_opttab_armv8_a[] = { ...@@ -1712,15 +2104,15 @@ static const struct cpu_option arch_opttab_armv8_a[] = {
}, },
{ {
"crypto", false, "crypto", false,
{ ISA_FP_ARMv8,ISA_NEON,ISA_CRYPTO, isa_nobit } { ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_FP_ARMv8,ISA_NEON,ISA_CRYPTO, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"nocrypto", true, "nocrypto", true,
{ ISA_CRYPTO, isa_nobit } { ISA_ALL_CRYPTO, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1732,39 +2124,39 @@ static const struct cpu_option arch_opttab_armv8_1_a[] = { ...@@ -1732,39 +2124,39 @@ static const struct cpu_option arch_opttab_armv8_1_a[] = {
}, },
{ {
"crypto", false, "crypto", false,
{ ISA_FP_ARMv8,ISA_NEON,ISA_CRYPTO, isa_nobit } { ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_FP_ARMv8,ISA_NEON,ISA_CRYPTO, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"nocrypto", true, "nocrypto", true,
{ ISA_CRYPTO, isa_nobit } { ISA_ALL_CRYPTO, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
static const struct cpu_option arch_opttab_armv8_2_a[] = { static const struct cpu_option arch_opttab_armv8_2_a[] = {
{ {
"fp16", false,
{ isa_bit_fp16,ISA_FP_ARMv8,ISA_NEON, isa_nobit }
},
{
"simd", false, "simd", false,
{ ISA_FP_ARMv8,ISA_NEON, isa_nobit } { ISA_FP_ARMv8,ISA_NEON, isa_nobit }
}, },
{ {
"fp16", false,
{ isa_bit_fp16,ISA_FP_ARMv8,ISA_NEON, isa_nobit }
},
{
"crypto", false, "crypto", false,
{ ISA_FP_ARMv8,ISA_NEON,ISA_CRYPTO, isa_nobit } { ISA_FP_ARMv8,ISA_CRYPTO, isa_nobit }
}, },
{ {
"nofp", true, "nofp", true,
{ isa_bit_fp16,ISA_FP_ARMv8,ISA_NEON,ISA_CRYPTO, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ {
"nocrypto", true, "nocrypto", true,
{ ISA_CRYPTO, isa_nobit } { ISA_ALL_CRYPTO, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1784,7 +2176,7 @@ static const struct cpu_option arch_opttab_armv8_m_main[] = { ...@@ -1784,7 +2176,7 @@ static const struct cpu_option arch_opttab_armv8_m_main[] = {
}, },
{ {
"nofp", true, "nofp", true,
{ ISA_FPv5, isa_nobit } { ISA_ALL_FP, isa_nobit }
}, },
{ NULL, false, {isa_nobit}} { NULL, false, {isa_nobit}}
}; };
...@@ -1964,7 +2356,7 @@ static const struct processors all_architectures[] = ...@@ -1964,7 +2356,7 @@ static const struct processors all_architectures[] =
ISA_ARMv6kz, ISA_ARMv6kz,
isa_nobit isa_nobit
}, },
arch_opttab_armv6zk, arch_opttab_armv6kz,
NULL NULL
}, },
{ {
...@@ -1975,7 +2367,7 @@ static const struct processors all_architectures[] = ...@@ -1975,7 +2367,7 @@ static const struct processors all_architectures[] =
ISA_ARMv6kz, ISA_ARMv6kz,
isa_nobit isa_nobit
}, },
arch_opttab_armv6kz, arch_opttab_armv6zk,
NULL NULL
}, },
{ {
......
gcc/config/arm/arm-cpus.in
...@@ -115,7 +115,7 @@ begin arch armv5e ...@@ -115,7 +115,7 @@ begin arch armv5e
isa ARMv5e isa ARMv5e
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv5e end arch armv5e
begin arch armv5te begin arch armv5te
...@@ -125,7 +125,7 @@ begin arch armv5te ...@@ -125,7 +125,7 @@ begin arch armv5te
isa ARMv5te isa ARMv5te
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv5te end arch armv5te
begin arch armv5tej begin arch armv5tej
...@@ -135,7 +135,7 @@ begin arch armv5tej ...@@ -135,7 +135,7 @@ begin arch armv5tej
isa ARMv5tej isa ARMv5tej
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv5tej end arch armv5tej
begin arch armv6 begin arch armv6
...@@ -145,7 +145,7 @@ begin arch armv6 ...@@ -145,7 +145,7 @@ begin arch armv6
isa ARMv6 isa ARMv6
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6 end arch armv6
begin arch armv6j begin arch armv6j
...@@ -155,7 +155,7 @@ begin arch armv6j ...@@ -155,7 +155,7 @@ begin arch armv6j
isa ARMv6j isa ARMv6j
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6j end arch armv6j
begin arch armv6k begin arch armv6k
...@@ -165,7 +165,7 @@ begin arch armv6k ...@@ -165,7 +165,7 @@ begin arch armv6k
isa ARMv6k isa ARMv6k
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6k end arch armv6k
begin arch armv6z begin arch armv6z
...@@ -175,7 +175,7 @@ begin arch armv6z ...@@ -175,7 +175,7 @@ begin arch armv6z
isa ARMv6z isa ARMv6z
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6z end arch armv6z
begin arch armv6kz begin arch armv6kz
...@@ -185,7 +185,7 @@ begin arch armv6kz ...@@ -185,7 +185,7 @@ begin arch armv6kz
isa ARMv6kz isa ARMv6kz
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6kz end arch armv6kz
begin arch armv6zk begin arch armv6zk
...@@ -195,7 +195,7 @@ begin arch armv6zk ...@@ -195,7 +195,7 @@ begin arch armv6zk
isa ARMv6kz isa ARMv6kz
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6zk end arch armv6zk
begin arch armv6t2 begin arch armv6t2
...@@ -205,7 +205,7 @@ begin arch armv6t2 ...@@ -205,7 +205,7 @@ begin arch armv6t2
isa ARMv6t2 isa ARMv6t2
option fp add VFPv2 FP_DBL option fp add VFPv2 FP_DBL
option vfpv2 add VFPv2 FP_DBL option vfpv2 add VFPv2 FP_DBL
option nofp remove VFPv2 FP_DBL option nofp remove ALL_FP
end arch armv6t2 end arch armv6t2
begin arch armv6-m begin arch armv6-m
...@@ -236,20 +236,20 @@ begin arch armv7-a ...@@ -236,20 +236,20 @@ begin arch armv7-a
base 7A base 7A
isa ARMv7a isa ARMv7a
# fp => VFPv3-d16, simd => neon-vfpv3 # fp => VFPv3-d16, simd => neon-vfpv3
option fp add VFPv3 FP_DBL option fp add VFPv3 FP_DBL
option simd add VFPv3 NEON option vfpv3-d16 add VFPv3 FP_DBL
option vfpv3 add VFPv3 FP_D32 option vfpv3 add VFPv3 FP_D32
option vfpv3-d16 add VFPv3 FP_DBL
option vfpv3-d16-fp16 add VFPv3 FP_DBL bit_fp16conv option vfpv3-d16-fp16 add VFPv3 FP_DBL bit_fp16conv
option vfpv3-fp16 add VFPv3 FP_DBL FP_D32 bit_fp16conv option vfpv3-fp16 add VFPv3 FP_DBL FP_D32 bit_fp16conv
option vfpv4 add VFPv4 FP_D32 option vfpv4-d16 add VFPv4 FP_DBL
option vfpv4-d16 add VFPv4 FP_DBL option vfpv4 add VFPv4 FP_D32
option neon add VFPv3 NEON option simd add VFPv3 NEON
option neon-vfpv3 add VFPv3 NEON option neon add VFPv3 NEON
option neon-fp16 add VFPv3 NEON bit_fp16conv option neon-vfpv3 add VFPv3 NEON
option neon-vfpv4 add VFPv4 NEON option neon-fp16 add VFPv3 NEON bit_fp16conv
option nofp remove VFPv4 NEON option neon-vfpv4 add VFPv4 NEON
option nosimd remove NEON option nofp remove ALL_FP
option nosimd remove ALL_SIMD
end arch armv7-a end arch armv7-a
begin arch armv7ve begin arch armv7ve
...@@ -258,20 +258,20 @@ begin arch armv7ve ...@@ -258,20 +258,20 @@ begin arch armv7ve
base 7A base 7A
isa ARMv7ve isa ARMv7ve
# fp => VFPv4-d16, simd => neon-vfpv4 # fp => VFPv4-d16, simd => neon-vfpv4
option fp add VFPv4 FP_DBL option vfpv3-d16 add VFPv3 FP_DBL
option simd add VFPv4 NEON option vfpv3 add VFPv3 FP_D32
option vfpv3 add VFPv3 FP_D32
option vfpv3-d16 add VFPv3 FP_DBL
option vfpv3-d16-fp16 add VFPv3 FP_DBL bit_fp16conv option vfpv3-d16-fp16 add VFPv3 FP_DBL bit_fp16conv
option vfpv3-fp16 add VFPv3 FP_DBL FP_D32 bit_fp16conv option vfpv3-fp16 add VFPv3 FP_DBL FP_D32 bit_fp16conv
option vfpv4 add VFPv4 FP_D32 option vfpv4-d16 add VFPv4 FP_DBL
option vfpv4-d16 add VFPv4 FP_DBL option fp add VFPv4 FP_DBL
option neon add VFPv3 NEON option vfpv4 add VFPv4 FP_D32
option neon-vfpv3 add VFPv3 NEON option neon add VFPv3 NEON
option neon-fp16 add VFPv3 NEON bit_fp16conv option neon-vfpv3 add VFPv3 NEON
option neon-vfpv4 add VFPv4 NEON option neon-fp16 add VFPv3 NEON bit_fp16conv
option nofp remove VFPv4 NEON option simd add VFPv4 NEON
option nosimd remove NEON option neon-vfpv4 add VFPv4 NEON
option nofp remove ALL_FP
option nosimd remove ALL_SIMD
end arch armv7ve end arch armv7ve
begin arch armv7-r begin arch armv7-r
...@@ -280,10 +280,10 @@ begin arch armv7-r ...@@ -280,10 +280,10 @@ begin arch armv7-r
base 7R base 7R
isa ARMv7r isa ARMv7r
# ARMv7-r uses VFPv3-d16 # ARMv7-r uses VFPv3-d16
option fp add VFPv3 FP_DBL
option fp.sp add VFPv3 option fp.sp add VFPv3
option fp add VFPv3 FP_DBL
option idiv add bit_adiv option idiv add bit_adiv
option nofp remove VFPv3 FP_DBL option nofp remove ALL_FP
option noidiv remove bit_adiv option noidiv remove bit_adiv
end arch armv7-r end arch armv7-r
...@@ -305,7 +305,7 @@ begin arch armv7e-m ...@@ -305,7 +305,7 @@ begin arch armv7e-m
option fp add VFPv4 option fp add VFPv4
option fpv5 add FPv5 option fpv5 add FPv5
option fp.dp add FPv5 FP_DBL option fp.dp add FPv5 FP_DBL
option nofp remove FPv5 FP_DBL option nofp remove ALL_FP
end arch armv7e-m end arch armv7e-m
begin arch armv8-a begin arch armv8-a
...@@ -315,9 +315,9 @@ begin arch armv8-a ...@@ -315,9 +315,9 @@ begin arch armv8-a
isa ARMv8a isa ARMv8a
option crc add bit_crc32 option crc add bit_crc32
option simd add FP_ARMv8 NEON option simd add FP_ARMv8 NEON
option crypto add FP_ARMv8 NEON CRYPTO option crypto add FP_ARMv8 CRYPTO
option nofp remove FP_ARMv8 NEON CRYPTO option nofp remove ALL_FP
option nocrypto remove CRYPTO option nocrypto remove ALL_CRYPTO
end arch armv8-a end arch armv8-a
begin arch armv8.1-a begin arch armv8.1-a
...@@ -326,9 +326,9 @@ begin arch armv8.1-a ...@@ -326,9 +326,9 @@ begin arch armv8.1-a
base 8A base 8A
isa ARMv8_1a isa ARMv8_1a
option simd add FP_ARMv8 NEON option simd add FP_ARMv8 NEON
option crypto add FP_ARMv8 NEON CRYPTO option crypto add FP_ARMv8 CRYPTO
option nofp remove FP_ARMv8 NEON CRYPTO option nofp remove ALL_FP
option nocrypto remove CRYPTO option nocrypto remove ALL_CRYPTO
end arch armv8.1-a end arch armv8.1-a
begin arch armv8.2-a begin arch armv8.2-a
...@@ -336,11 +336,11 @@ begin arch armv8.2-a ...@@ -336,11 +336,11 @@ begin arch armv8.2-a
tune flags CO_PROC tune flags CO_PROC
base 8A base 8A
isa ARMv8_2a isa ARMv8_2a
option fp16 add bit_fp16 FP_ARMv8 NEON
option simd add FP_ARMv8 NEON option simd add FP_ARMv8 NEON
option crypto add FP_ARMv8 NEON CRYPTO option fp16 add bit_fp16 FP_ARMv8 NEON
option nofp remove bit_fp16 FP_ARMv8 NEON CRYPTO option crypto add FP_ARMv8 CRYPTO
option nocrypto remove CRYPTO option nofp remove ALL_FP
option nocrypto remove ALL_CRYPTO
end arch armv8.2-a end arch armv8.2-a
begin arch armv8-m.base begin arch armv8-m.base
...@@ -358,7 +358,7 @@ begin arch armv8-m.main ...@@ -358,7 +358,7 @@ begin arch armv8-m.main
# fp => FPv5-sp-d16; fp.dp => FPv5-d16 # fp => FPv5-sp-d16; fp.dp => FPv5-d16
option fp add FPv5 option fp add FPv5
option fp.dp add FPv5 FP_DBL option fp.dp add FPv5 FP_DBL
option nofp remove FPv5 option nofp remove ALL_FP
end arch armv8-m.main end arch armv8-m.main
begin arch iwmmxt begin arch iwmmxt
...@@ -668,6 +668,7 @@ end cpu ep9312 ...@@ -668,6 +668,7 @@ end cpu ep9312
# V5T Architecture Processors # V5T Architecture Processors
# These used VFPv1 which isn't supported by GCC
begin cpu arm10tdmi begin cpu arm10tdmi
tune flags LDSCHED tune flags LDSCHED
architecture armv5t architecture armv5t
...@@ -685,6 +686,8 @@ end cpu arm1020t ...@@ -685,6 +686,8 @@ end cpu arm1020t
begin cpu arm9e begin cpu arm9e
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs 9e costs 9e
end cpu arm9e end cpu arm9e
...@@ -692,6 +695,8 @@ begin cpu arm946e-s ...@@ -692,6 +695,8 @@ begin cpu arm946e-s
cname arm946es cname arm946es
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs 9e costs 9e
end cpu arm946e-s end cpu arm946e-s
...@@ -699,6 +704,8 @@ begin cpu arm966e-s ...@@ -699,6 +704,8 @@ begin cpu arm966e-s
cname arm966es cname arm966es
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs 9e costs 9e
end cpu arm966e-s end cpu arm966e-s
...@@ -706,24 +713,32 @@ begin cpu arm968e-s ...@@ -706,24 +713,32 @@ begin cpu arm968e-s
cname arm968es cname arm968es
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs 9e costs 9e
end cpu arm968e-s end cpu arm968e-s
begin cpu arm10e begin cpu arm10e
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs fastmul costs fastmul
end cpu arm10e end cpu arm10e
begin cpu arm1020e begin cpu arm1020e
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs fastmul costs fastmul
end cpu arm1020e end cpu arm1020e
begin cpu arm1022e begin cpu arm1022e
tune flags LDSCHED tune flags LDSCHED
architecture armv5te architecture armv5te
fpu vfpv2
option nofp remove ALL_FP
costs fastmul costs fastmul
end cpu arm1022e end cpu arm1022e
...@@ -776,6 +791,8 @@ begin cpu arm926ej-s ...@@ -776,6 +791,8 @@ begin cpu arm926ej-s
cname arm926ejs cname arm926ejs
tune flags LDSCHED tune flags LDSCHED
architecture armv5tej architecture armv5tej
fpu vfpv2
option nofp remove ALL_FP
costs 9e costs 9e
end cpu arm926ej-s end cpu arm926ej-s
...@@ -783,6 +800,8 @@ begin cpu arm1026ej-s ...@@ -783,6 +800,8 @@ begin cpu arm1026ej-s
cname arm1026ejs cname arm1026ejs
tune flags LDSCHED tune flags LDSCHED
architecture armv5tej architecture armv5tej
fpu vfpv2
option nofp remove ALL_FP
costs 9e costs 9e
end cpu arm1026ej-s end cpu arm1026ej-s
...@@ -901,6 +920,20 @@ begin cpu generic-armv7-a ...@@ -901,6 +920,20 @@ begin cpu generic-armv7-a
cname genericv7a cname genericv7a
tune flags LDSCHED tune flags LDSCHED
architecture armv7-a architecture armv7-a
fpu vfpv3-d16
option simd add VFPv3 NEON
option vfpv3 add VFPv3 FP_D32
option vfpv3-d16 add VFPv3 FP_DBL
option vfpv3-fp16 add VFPv3 FP_D32 bit_fp16conv
option vfpv3-d16-fp16 add VFPv3 FP_DBL bit_fp16conv
option vfpv4 add VFPv4 FP_D32
option vfpv4-d16 add VFPv4 FP_DBL
option neon add VFPv3 NEON
option neon-vfpv3 add VFPv3 NEON
option neon-fp16 add VFPv3 NEON bit_fp16conv
option neon-vfpv4 add VFPv4 NEON
option nofp remove ALL_FP
option nosimd remove ALL_SIMD
costs cortex costs cortex
end cpu generic-armv7-a end cpu generic-armv7-a
...@@ -908,6 +941,9 @@ begin cpu cortex-a5 ...@@ -908,6 +941,9 @@ begin cpu cortex-a5
cname cortexa5 cname cortexa5
tune flags LDSCHED tune flags LDSCHED
architecture armv7-a architecture armv7-a
fpu neon-fp16
option nosimd remove ALL_SIMD
option nofp remove ALL_FP
costs cortex_a5 costs cortex_a5
end cpu cortex-a5 end cpu cortex-a5
...@@ -915,6 +951,9 @@ begin cpu cortex-a7 ...@@ -915,6 +951,9 @@ begin cpu cortex-a7
cname cortexa7 cname cortexa7
tune flags LDSCHED tune flags LDSCHED
architecture armv7ve architecture armv7ve
fpu neon-vfpv4
option nosimd remove ALL_SIMD
option nofp remove ALL_FP
costs cortex_a7 costs cortex_a7
end cpu cortex-a7 end cpu cortex-a7
...@@ -923,7 +962,7 @@ begin cpu cortex-a8 ...@@ -923,7 +962,7 @@ begin cpu cortex-a8
tune flags LDSCHED tune flags LDSCHED
architecture armv7-a architecture armv7-a
fpu neon-vfpv3 fpu neon-vfpv3
option nofp remove NEON VFPv3 option nofp remove ALL_FP
costs cortex_a8 costs cortex_a8
end cpu cortex-a8 end cpu cortex-a8
...@@ -931,9 +970,9 @@ begin cpu cortex-a9 ...@@ -931,9 +970,9 @@ begin cpu cortex-a9
cname cortexa9 cname cortexa9
tune flags LDSCHED tune flags LDSCHED
architecture armv7-a architecture armv7-a
fpu neon-vfpv3 fpu neon-fp16
option nofp remove NEON VFPv3 option nofp remove ALL_FP
option nosimd remove NEON option nosimd remove ALL_SIMD
costs cortex_a9 costs cortex_a9
end cpu cortex-a9 end cpu cortex-a9
...@@ -942,6 +981,8 @@ begin cpu cortex-a12 ...@@ -942,6 +981,8 @@ begin cpu cortex-a12
tune for cortex-a17 tune for cortex-a17
tune flags LDSCHED tune flags LDSCHED
architecture armv7ve architecture armv7ve
fpu neon-vfpv4
option nofp remove ALL_FP
costs cortex_a12 costs cortex_a12
end cpu cortex-a12 end cpu cortex-a12
...@@ -949,6 +990,8 @@ begin cpu cortex-a15 ...@@ -949,6 +990,8 @@ begin cpu cortex-a15
cname cortexa15 cname cortexa15
tune flags LDSCHED tune flags LDSCHED
architecture armv7ve architecture armv7ve
fpu neon-vfpv4
option nofp remove ALL_FP
costs cortex_a15 costs cortex_a15
end cpu cortex-a15 end cpu cortex-a15
...@@ -956,6 +999,8 @@ begin cpu cortex-a17 ...@@ -956,6 +999,8 @@ begin cpu cortex-a17
cname cortexa17 cname cortexa17
tune flags LDSCHED tune flags LDSCHED
architecture armv7ve architecture armv7ve
fpu neon-vfpv4
option nofp remove ALL_FP
costs cortex_a12 costs cortex_a12
end cpu cortex-a17 end cpu cortex-a17
...@@ -970,22 +1015,26 @@ begin cpu cortex-r4f ...@@ -970,22 +1015,26 @@ begin cpu cortex-r4f
cname cortexr4f cname cortexr4f
tune flags LDSCHED tune flags LDSCHED
architecture armv7-r architecture armv7-r
fpu vfpv3-d16
costs cortex costs cortex
end cpu cortex-r4f end cpu cortex-r4f
begin cpu cortex-r5 begin cpu cortex-r5
cname cortexr5 cname cortexr5
tune flags LDSCHED tune flags LDSCHED
architecture armv7-r architecture armv7-r+idiv
isa bit_adiv fpu vfpv3-d16
option nofp.dp remove FP_DBL
option nofp remove ALL_FP
costs cortex costs cortex
end cpu cortex-r5 end cpu cortex-r5
begin cpu cortex-r7 begin cpu cortex-r7
cname cortexr7 cname cortexr7
tune flags LDSCHED tune flags LDSCHED
architecture armv7-r architecture armv7-r+idiv
isa bit_adiv fpu vfpv3-d16
option nofp remove ALL_FP
costs cortex costs cortex
end cpu cortex-r7 end cpu cortex-r7
...@@ -993,8 +1042,9 @@ begin cpu cortex-r8 ...@@ -993,8 +1042,9 @@ begin cpu cortex-r8
cname cortexr8 cname cortexr8
tune for cortex-r7 tune for cortex-r7
tune flags LDSCHED tune flags LDSCHED
architecture armv7-r architecture armv7-r+idiv
isa bit_adiv fpu vfpv3-d16
option nofp remove ALL_FP
costs cortex costs cortex
end cpu cortex-r8 end cpu cortex-r8
...@@ -1003,6 +1053,9 @@ begin cpu cortex-m7 ...@@ -1003,6 +1053,9 @@ begin cpu cortex-m7
tune flags LDSCHED tune flags LDSCHED
architecture armv7e-m architecture armv7e-m
isa quirk_no_volatile_ce isa quirk_no_volatile_ce
fpu fpv5-d16
option nofp.dp remove FP_DBL
option nofp remove ALL_FP
costs cortex_m7 costs cortex_m7
end cpu cortex-m7 end cpu cortex-m7
...@@ -1010,6 +1063,8 @@ begin cpu cortex-m4 ...@@ -1010,6 +1063,8 @@ begin cpu cortex-m4
cname cortexm4 cname cortexm4
tune flags LDSCHED tune flags LDSCHED
architecture armv7e-m architecture armv7e-m
fpu fpv4-sp-d16
option nofp remove ALL_FP
costs v7m costs v7m
end cpu cortex-m4 end cpu cortex-m4
...@@ -1034,6 +1089,8 @@ begin cpu cortex-a15.cortex-a7 ...@@ -1034,6 +1089,8 @@ begin cpu cortex-a15.cortex-a7
tune for cortex-a7 tune for cortex-a7
tune flags LDSCHED tune flags LDSCHED
architecture armv7ve architecture armv7ve
fpu neon-vfpv4
option nofp remove ALL_FP
costs cortex_a15 costs cortex_a15
end cpu cortex-a15.cortex-a7 end cpu cortex-a15.cortex-a7
...@@ -1042,6 +1099,8 @@ begin cpu cortex-a17.cortex-a7 ...@@ -1042,6 +1099,8 @@ begin cpu cortex-a17.cortex-a7
tune for cortex-a7 tune for cortex-a7
tune flags LDSCHED tune flags LDSCHED
architecture armv7ve architecture armv7ve
fpu neon-vfpv4
option nofp remove ALL_FP
costs cortex_a12 costs cortex_a12
end cpu cortex-a17.cortex-a7 end cpu cortex-a17.cortex-a7
...@@ -1052,6 +1111,9 @@ begin cpu cortex-a32 ...@@ -1052,6 +1111,9 @@ begin cpu cortex-a32
tune for cortex-a53 tune for cortex-a53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
option nofp remove ALL_FP
costs cortex_a35 costs cortex_a35
end cpu cortex-a32 end cpu cortex-a32
...@@ -1060,6 +1122,9 @@ begin cpu cortex-a35 ...@@ -1060,6 +1122,9 @@ begin cpu cortex-a35
tune for cortex-a53 tune for cortex-a53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
option nofp remove ALL_FP
costs cortex_a35 costs cortex_a35
end cpu cortex-a35 end cpu cortex-a35
...@@ -1067,6 +1132,9 @@ begin cpu cortex-a53 ...@@ -1067,6 +1132,9 @@ begin cpu cortex-a53
cname cortexa53 cname cortexa53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
option nofp remove ALL_FP
costs cortex_a53 costs cortex_a53
end cpu cortex-a53 end cpu cortex-a53
...@@ -1074,6 +1142,8 @@ begin cpu cortex-a57 ...@@ -1074,6 +1142,8 @@ begin cpu cortex-a57
cname cortexa57 cname cortexa57
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a57 costs cortex_a57
end cpu cortex-a57 end cpu cortex-a57
...@@ -1082,6 +1152,8 @@ begin cpu cortex-a72 ...@@ -1082,6 +1152,8 @@ begin cpu cortex-a72
tune for cortex-a57 tune for cortex-a57
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a57 costs cortex_a57
end cpu cortex-a72 end cpu cortex-a72
...@@ -1090,6 +1162,8 @@ begin cpu cortex-a73 ...@@ -1090,6 +1162,8 @@ begin cpu cortex-a73
tune for cortex-a57 tune for cortex-a57
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a73 costs cortex_a73
end cpu cortex-a73 end cpu cortex-a73
...@@ -1097,12 +1171,16 @@ begin cpu exynos-m1 ...@@ -1097,12 +1171,16 @@ begin cpu exynos-m1
cname exynosm1 cname exynosm1
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs exynosm1 costs exynosm1
end cpu exynos-m1 end cpu exynos-m1
begin cpu xgene1 begin cpu xgene1
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a architecture armv8-a
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs xgene1 costs xgene1
end cpu xgene1 end cpu xgene1
...@@ -1113,6 +1191,8 @@ begin cpu cortex-a57.cortex-a53 ...@@ -1113,6 +1191,8 @@ begin cpu cortex-a57.cortex-a53
tune for cortex-a53 tune for cortex-a53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a57 costs cortex_a57
end cpu cortex-a57.cortex-a53 end cpu cortex-a57.cortex-a53
...@@ -1121,6 +1201,8 @@ begin cpu cortex-a72.cortex-a53 ...@@ -1121,6 +1201,8 @@ begin cpu cortex-a72.cortex-a53
tune for cortex-a53 tune for cortex-a53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a57 costs cortex_a57
end cpu cortex-a72.cortex-a53 end cpu cortex-a72.cortex-a53
...@@ -1129,6 +1211,8 @@ begin cpu cortex-a73.cortex-a35 ...@@ -1129,6 +1211,8 @@ begin cpu cortex-a73.cortex-a35
tune for cortex-a53 tune for cortex-a53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a73 costs cortex_a73
end cpu cortex-a73.cortex-a35 end cpu cortex-a73.cortex-a35
...@@ -1137,6 +1221,8 @@ begin cpu cortex-a73.cortex-a53 ...@@ -1137,6 +1221,8 @@ begin cpu cortex-a73.cortex-a53
tune for cortex-a53 tune for cortex-a53
tune flags LDSCHED tune flags LDSCHED
architecture armv8-a+crc architecture armv8-a+crc
fpu neon-fp-armv8
option crypto add FP_ARMv8 CRYPTO
costs cortex_a73 costs cortex_a73
end cpu cortex-a73.cortex-a53 end cpu cortex-a73.cortex-a53
...@@ -1153,6 +1239,8 @@ begin cpu cortex-m33 ...@@ -1153,6 +1239,8 @@ begin cpu cortex-m33
cname cortexm33 cname cortexm33
tune flags LDSCHED tune flags LDSCHED
architecture armv8-m.main+dsp architecture armv8-m.main+dsp
fpu fpv5-sp-d16
option nofp remove ALL_FP
costs v7m costs v7m
end cpu cortex-m33 end cpu cortex-m33
......
gcc/config/arm/arm-isa.h
...@@ -127,11 +127,25 @@ enum isa_feature ...@@ -127,11 +127,25 @@ enum isa_feature
#define ISA_ARMv8m_base ISA_ARMv6m, isa_bit_ARMv8, isa_bit_cmse, isa_bit_tdiv #define ISA_ARMv8m_base ISA_ARMv6m, isa_bit_ARMv8, isa_bit_cmse, isa_bit_tdiv
#define ISA_ARMv8m_main ISA_ARMv7m, isa_bit_ARMv8, isa_bit_cmse #define ISA_ARMv8m_main ISA_ARMv7m, isa_bit_ARMv8, isa_bit_cmse
/* List of all cryptographic extensions to stripout if crypto is
disabled. Currently, that's trivial, but we define it anyway for
consistency with the SIMD and FP disable lists. */
#define ISA_ALL_CRYPTO isa_bit_crypto
/* List of all SIMD bits to strip out if SIMD is disabled. This does
strip off 32 D-registers, but does not remove support for
double-precision FP. */
#define ISA_ALL_SIMD isa_bit_fp_d32, isa_bit_neon, ISA_ALL_CRYPTO
/* List of all FPU bits to strip out if -mfpu is used to override the /* List of all FPU bits to strip out if -mfpu is used to override the
default. isa_bit_fp16 is deliberately missing from this list. */ default. isa_bit_fp16 is deliberately missing from this list. */
#define ISA_ALL_FPU isa_bit_VFPv2, isa_bit_VFPv3, isa_bit_VFPv4, \ #define ISA_ALL_FPU_INTERNAL \
isa_bit_FPv5, isa_bit_FP_ARMv8, isa_bit_neon, isa_bit_fp16conv, \ isa_bit_VFPv2, isa_bit_VFPv3, isa_bit_VFPv4, isa_bit_FPv5, \
isa_bit_fp_dbl, isa_bit_fp_d32, isa_bit_crypto isa_bit_FP_ARMv8, isa_bit_fp16conv, isa_bit_fp_dbl, ISA_ALL_SIMD
/* Similarly, but including fp16 and other extensions that aren't part of
-mfpu support. */
#define ISA_ALL_FP isa_bit_fp16, ISA_ALL_FPU_INTERNAL
/* Useful combinations. */ /* Useful combinations. */
#define ISA_VFPv2 isa_bit_VFPv2 #define ISA_VFPv2 isa_bit_VFPv2
......
gcc/config/arm/arm.c
...@@ -3418,7 +3418,8 @@ arm_configure_build_target (struct arm_build_target *target, ...@@ -3418,7 +3418,8 @@ arm_configure_build_target (struct arm_build_target *target,
static void static void
arm_option_override (void) arm_option_override (void)
{ {
static const enum isa_feature fpu_bitlist[] = { ISA_ALL_FPU, isa_nobit }; static const enum isa_feature fpu_bitlist[]
= { ISA_ALL_FPU_INTERNAL, isa_nobit };
static const enum isa_feature quirk_bitlist[] = { ISA_ALL_QUIRKS, isa_nobit}; static const enum isa_feature quirk_bitlist[] = { ISA_ALL_QUIRKS, isa_nobit};
cl_target_option opts; cl_target_option opts;
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment