Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
e7e5df70
Commit
e7e5df70
authored
Sep 12, 1995
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(power subdi3 pattern): Fix pattern to have 5 alternatives, and
correct 4th alternative to match reality. From-SVN: r10343
parent
849a528d
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
4 additions
and
3 deletions
+4
-3
gcc/config/rs6000/rs6000.md
+4
-3
No files found.
gcc/config/rs6000/rs6000.md
View file @
e7e5df70
...
...
@@ -3565,14 +3565,15 @@
}")
(define_insn ""
[
(set (match_operand:DI 0 "gpc_reg_operand" "=&r,&r,r,r")
(minus:DI (match_operand:DI 1 "reg_or_short_operand" "r,I,0,r")
(match_operand:DI 2 "gpc_reg_operand" "r,r,r,0")))]
[
(set (match_operand:DI 0 "gpc_reg_operand" "=&r,&r,r,r
,r
")
(minus:DI (match_operand:DI 1 "reg_or_short_operand" "r,I,0,r
,I
")
(match_operand:DI 2 "gpc_reg_operand" "r,r,r,0
,0
")))]
"TARGET_POWER && ! TARGET_POWERPC64"
"@
{sf|subfc} %L0,%L2,%L1
\;
{sfe|subfe} %0,%2,%1
{sfi|subfic} %L0,%L2,%1
\;
{sf%G1e|subf%G1e} %0,%2
{sf|subfc} %L0,%L2,%L1
\;
{sfe|subfe} %0,%2,%1
{sf|subfc} %L0,%L2,%L1
\;
{sfe|subfe} %0,%2,%1
{sfi|subfic} %L0,%L2,%1
\;
{sf%G1e|subf%G1e} %0,%2"
[
(set_attr "length" "8")
]
)
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment