Skip to content

R
riscv-gcc-1
Commit e512ab39 by Kazu Hirata Committed by Kazu Hirata
Options

m32r.md: Use GEN_INT instead of gen_rtx (CONST_INT, VOIDmode, ...). 

	* config/m32r/m32r.md: Use GEN_INT instead of gen_rtx
	(CONST_INT, VOIDmode, ...).

From-SVN: r75868
parent 684bcee5
Showing with 8 additions and 3 deletions
gcc/ChangeLog
2004-01-14 Kazu Hirata <kazu@cs.umass.edu>
* config/m32r/m32r.md: Use GEN_INT instead of gen_rtx
(CONST_INT, VOIDmode, ...).
2004-01-14 Richard Earnshaw <rearnsha@arm.com>
* regrename.c (find_oldest_value_reg): If the replacement uses
......
gcc/config/m32r/m32r.md
......@@ -814,7 +814,7 @@
"
{
rtx op0 = gen_lowpart (SImode, operands[0]);
rtx shift = gen_rtx (CONST_INT, VOIDmode, 24);
rtx shift = GEN_INT (24);
operands[2] = gen_ashlsi3 (op0, op0, shift);
operands[3] = gen_ashrsi3 (op0, op0, shift);
......@@ -840,7 +840,7 @@
"
{
rtx op0 = gen_lowpart (SImode, operands[0]);
rtx shift = gen_rtx (CONST_INT, VOIDmode, 24);
rtx shift = GEN_INT (24);
operands[2] = gen_ashlsi3 (op0, op0, shift);
operands[3] = gen_ashrsi3 (op0, op0, shift);
......@@ -866,7 +866,7 @@
"
{
rtx op0 = gen_lowpart (SImode, operands[0]);
rtx shift = gen_rtx (CONST_INT, VOIDmode, 16);
rtx shift = GEN_INT (16);
operands[2] = gen_ashlsi3 (op0, op0, shift);
operands[3] = gen_ashrsi3 (op0, op0, shift);
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment