Skip to content

R
riscv-gcc-1
Commit e3bbcfb2 by Uros Bizjak
Options

pr60969.C (dg-do compile): Change ilp32 target to ia32. 

	* g++.dg/pr60969.C (dg-do compile): Change ilp32 target to ia32.

From-SVN: r211114
parent 16545743
Showing with 71 additions and 70 deletions
gcc/testsuite/ChangeLog
2014-06-01 Uros Bizjak <ubizjak@gmail.com>
* g++.dg/pr60969.C (dg-do compile): Change ilp32 target to ia32.
2014-06-01 Kai Tietz <ktietz@redhat.com>
PR target/61377
......@@ -36,15 +40,13 @@
* g++.dg/asan/asan_test.C: Add -std=c++11 and
-DSANITIZER_USE_DEJAGNU_GTEST=1 to dg-options, remove
-DASAN_USE_DEJAGNU_GTEST=1.
* g++.dg/asan/asan_mem_test.cc: Updated from upstream
r209283.
* g++.dg/asan/asan_mem_test.cc: Updated from upstream r209283.
* g++.dg/asan/asan_oob_test.cc: Likewise.
* g++.dg/asan/sanitizer_test_utils.h: Likewise.
* g++.dg/asan/asan_str_test.cc: Likewise.
* g++.dg/asan/asan_test_utils.h: Likewise.
* g++.dg/asan/sanitizer_test_config.h: Likewise.
* g++.dg/asan/asan_test.cc: Likewise. Allow size 12
for long double.
* g++.dg/asan/asan_test.cc: Likewise. Allow size 12 for long double.
* g++.dg/asan/sanitizer_pthread_wrappers.h: New file.
Imported from upstream r209283.
* g++.dg/asan/asan_test_config.h: Likewise.
......@@ -61,42 +63,42 @@
2014-04-30 Alan Lawrence <alan.lawrence@arm.com>
gcc.target/arm/simd/vrev16p8_1.c: New file.
gcc.target/arm/simd/vrev16qp8_1.c: New file.
gcc.target/arm/simd/vrev16qs8_1.c: New file.
gcc.target/arm/simd/vrev16qu8_1.c: New file.
gcc.target/arm/simd/vrev16s8_1.c: New file.
gcc.target/arm/simd/vrev16u8_1.c: New file.
gcc.target/arm/simd/vrev32p16_1.c: New file.
gcc.target/arm/simd/vrev32p8_1.c: New file.
gcc.target/arm/simd/vrev32qp16_1.c: New file.
gcc.target/arm/simd/vrev32qp8_1.c: New file.
gcc.target/arm/simd/vrev32qs16_1.c: New file.
gcc.target/arm/simd/vrev32qs8_1.c: New file.
gcc.target/arm/simd/vrev32qu16_1.c: New file.
gcc.target/arm/simd/vrev32qu8_1.c: New file.
gcc.target/arm/simd/vrev32s16_1.c: New file.
gcc.target/arm/simd/vrev32s8_1.c: New file.
gcc.target/arm/simd/vrev32u16_1.c: New file.
gcc.target/arm/simd/vrev32u8_1.c: New file.
gcc.target/arm/simd/vrev64f32_1.c: New file.
gcc.target/arm/simd/vrev64p16_1.c: New file.
gcc.target/arm/simd/vrev64p8_1.c: New file.
gcc.target/arm/simd/vrev64qf32_1.c: New file.
gcc.target/arm/simd/vrev64qp16_1.c: New file.
gcc.target/arm/simd/vrev64qp8_1.c: New file.
gcc.target/arm/simd/vrev64qs16_1.c: New file.
gcc.target/arm/simd/vrev64qs32_1.c: New file.
gcc.target/arm/simd/vrev64qs8_1.c: New file.
gcc.target/arm/simd/vrev64qu16_1.c: New file.
gcc.target/arm/simd/vrev64qu32_1.c: New file.
gcc.target/arm/simd/vrev64qu8_1.c: New file.
gcc.target/arm/simd/vrev64s16_1.c: New file.
gcc.target/arm/simd/vrev64s32_1.c: New file.
gcc.target/arm/simd/vrev64s8_1.c: New file.
gcc.target/arm/simd/vrev64u16_1.c: New file.
gcc.target/arm/simd/vrev64u32_1.c: New file.
gcc.target/arm/simd/vrev64u8_1.c: New file.
* gcc.target/arm/simd/vrev16p8_1.c: New file.
* gcc.target/arm/simd/vrev16qp8_1.c: New file.
* gcc.target/arm/simd/vrev16qs8_1.c: New file.
* gcc.target/arm/simd/vrev16qu8_1.c: New file.
* gcc.target/arm/simd/vrev16s8_1.c: New file.
* gcc.target/arm/simd/vrev16u8_1.c: New file.
* gcc.target/arm/simd/vrev32p16_1.c: New file.
* gcc.target/arm/simd/vrev32p8_1.c: New file.
* gcc.target/arm/simd/vrev32qp16_1.c: New file.
* gcc.target/arm/simd/vrev32qp8_1.c: New file.
* gcc.target/arm/simd/vrev32qs16_1.c: New file.
* gcc.target/arm/simd/vrev32qs8_1.c: New file.
* gcc.target/arm/simd/vrev32qu16_1.c: New file.
* gcc.target/arm/simd/vrev32qu8_1.c: New file.
* gcc.target/arm/simd/vrev32s16_1.c: New file.
* gcc.target/arm/simd/vrev32s8_1.c: New file.
* gcc.target/arm/simd/vrev32u16_1.c: New file.
* gcc.target/arm/simd/vrev32u8_1.c: New file.
* gcc.target/arm/simd/vrev64f32_1.c: New file.
* gcc.target/arm/simd/vrev64p16_1.c: New file.
* gcc.target/arm/simd/vrev64p8_1.c: New file.
* gcc.target/arm/simd/vrev64qf32_1.c: New file.
* gcc.target/arm/simd/vrev64qp16_1.c: New file.
* gcc.target/arm/simd/vrev64qp8_1.c: New file.
* gcc.target/arm/simd/vrev64qs16_1.c: New file.
* gcc.target/arm/simd/vrev64qs32_1.c: New file.
* gcc.target/arm/simd/vrev64qs8_1.c: New file.
* gcc.target/arm/simd/vrev64qu16_1.c: New file.
* gcc.target/arm/simd/vrev64qu32_1.c: New file.
* gcc.target/arm/simd/vrev64qu8_1.c: New file.
* gcc.target/arm/simd/vrev64s16_1.c: New file.
* gcc.target/arm/simd/vrev64s32_1.c: New file.
* gcc.target/arm/simd/vrev64s8_1.c: New file.
* gcc.target/arm/simd/vrev64u16_1.c: New file.
* gcc.target/arm/simd/vrev64u32_1.c: New file.
* gcc.target/arm/simd/vrev64u8_1.c: New file.
2014-05-29 Vladimir Makarov <vmakarov@redhat.com>
......@@ -105,33 +107,33 @@
2014-05-29 Alan Lawrence <alan.lawrence@arm.com>
gcc.target/arm/simd/vextQf32_1.c: New file.
gcc.target/arm/simd/vextQp16_1.c: New file.
gcc.target/arm/simd/vextQp8_1.c: New file.
gcc.target/arm/simd/vextQs16_1.c: New file.
gcc.target/arm/simd/vextQs32_1.c: New file.
gcc.target/arm/simd/vextQs64_1.c: New file.
gcc.target/arm/simd/vextQs8_1.c: New file.
gcc.target/arm/simd/vextQu16_1.c: New file.
gcc.target/arm/simd/vextQu32_1.c: New file.
gcc.target/arm/simd/vextQu64_1.c: New file.
gcc.target/arm/simd/vextQu8_1.c: New file.
gcc.target/arm/simd/vextQp64_1.c: New file.
gcc.target/arm/simd/vextf32_1.c: New file.
gcc.target/arm/simd/vextp16_1.c: New file.
gcc.target/arm/simd/vextp8_1.c: New file.
gcc.target/arm/simd/vexts16_1.c: New file.
gcc.target/arm/simd/vexts32_1.c: New file.
gcc.target/arm/simd/vexts64_1.c: New file.
gcc.target/arm/simd/vexts8_1.c: New file.
gcc.target/arm/simd/vextu16_1.c: New file.
gcc.target/arm/simd/vextu32_1.c: New file.
gcc.target/arm/simd/vextu64_1.c: New file.
gcc.target/arm/simd/vextu8_1.c: New file.
gcc.target/arm/simd/vextp64_1.c: New file.
* gcc.target/arm/simd/vextQf32_1.c: New file.
* gcc.target/arm/simd/vextQp16_1.c: New file.
* gcc.target/arm/simd/vextQp8_1.c: New file.
* gcc.target/arm/simd/vextQs16_1.c: New file.
* gcc.target/arm/simd/vextQs32_1.c: New file.
* gcc.target/arm/simd/vextQs64_1.c: New file.
* gcc.target/arm/simd/vextQs8_1.c: New file.
* gcc.target/arm/simd/vextQu16_1.c: New file.
* gcc.target/arm/simd/vextQu32_1.c: New file.
* gcc.target/arm/simd/vextQu64_1.c: New file.
* gcc.target/arm/simd/vextQu8_1.c: New file.
* gcc.target/arm/simd/vextQp64_1.c: New file.
* gcc.target/arm/simd/vextf32_1.c: New file.
* gcc.target/arm/simd/vextp16_1.c: New file.
* gcc.target/arm/simd/vextp8_1.c: New file.
* gcc.target/arm/simd/vexts16_1.c: New file.
* gcc.target/arm/simd/vexts32_1.c: New file.
* gcc.target/arm/simd/vexts64_1.c: New file.
* gcc.target/arm/simd/vexts8_1.c: New file.
* gcc.target/arm/simd/vextu16_1.c: New file.
* gcc.target/arm/simd/vextu32_1.c: New file.
* gcc.target/arm/simd/vextu64_1.c: New file.
* gcc.target/arm/simd/vextu8_1.c: New file.
* gcc.target/arm/simd/vextp64_1.c: New file.
2014-05-29 Radovan Obradovic <robradovic@mips.com>
Tom de Vries <tom@codesourcery.com>
Tom de Vries <tom@codesourcery.com>
* gcc.target/mips/mips.exp: Add use-caller-save to -ffoo/-fno-foo
options.
......@@ -260,12 +262,11 @@
2014-05-24 Jerry DeLisle <jvdelisle@gcc.gnu>
PR libfortran/61173
gfortran.dg/arrayio_14.f90: New test.
* gfortran.dg/arrayio_14.f90: New test.
2014-05-24 Andreas Schwab <schwab@suse.de>
* gcc.c-torture/execute/bswap-2.c (main): Handle more bitfield
layouts.
* gcc.c-torture/execute/bswap-2.c (main): Handle more bitfield layouts.
2014-05-24 Dominique d'Humieres <dominiq@lps.ens.fr>
......@@ -397,7 +398,7 @@
2014-05-20 Jan Hubicka <hubicka@ucw.cz>
PR tree-optimization/60899
g++.dg/ipa/devirt-11.C: Update template.
* g++.dg/ipa/devirt-11.C: Update template.
2014-05-20 Edward Smith-Rowland <3dw4rd@verizon.net>
......
gcc/testsuite/g++.dg/pr60969.C
/* { dg-do compile { target { { i?86-*-* x86_64-*-* } && ilp32 } } } */
/* { dg-do compile { target { { i?86-*-* x86_64-*-* } && ia32 } } } */
/* { dg-options "-O2 -ftree-vectorize -march=pentium4 -mfpmath=387" } */
struct A
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment