Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
e2f2127c
Commit
e2f2127c
authored
Jul 12, 1992
by
Michael Meissner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Make andsi/iorsi/xorsi match actual machine
From-SVN: r1564
parent
d0ff7286
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
6 additions
and
13 deletions
+6
-13
gcc/config/mips/mips.md
+6
-13
No files found.
gcc/config/mips/mips.md
View file @
e2f2127c
...
@@ -1148,17 +1148,10 @@ move\\t%0,%z4\\n\\
...
@@ -1148,17 +1148,10 @@ move\\t%0,%z4\\n\\
;; ....................
;; ....................
;;
;;
;; Be more liberal in allowing logical operations than the machine
;; actually supports, until the reload phase forces the large integers
;; into registers. This causes better code to be generated for
;; bitfields, since the optimizer can fold things together, at the
;; expense of not CSE'ing or moving the constant out of loops, and
;; having reload load the constant into a scratch register.
(define_insn "andsi3"
(define_insn "andsi3"
[
(set (match_operand:SI 0 "register_operand" "=d,d")
[
(set (match_operand:SI 0 "register_operand" "=d,d")
(and:SI (match_operand:SI 1 "
arith32
_operand" "%d,d")
(and:SI (match_operand:SI 1 "
uns_arith
_operand" "%d,d")
(match_operand:SI 2 "
arith32
_operand" "d,K")))]
(match_operand:SI 2 "
uns_arith
_operand" "d,K")))]
""
""
"@
"@
and
\\
t%0,%1,%2
and
\\
t%0,%1,%2
...
@@ -1192,8 +1185,8 @@ move\\t%0,%z4\\n\\
...
@@ -1192,8 +1185,8 @@ move\\t%0,%z4\\n\\
(define_insn "iorsi3"
(define_insn "iorsi3"
[
(set (match_operand:SI 0 "register_operand" "=d,d")
[
(set (match_operand:SI 0 "register_operand" "=d,d")
(ior:SI (match_operand:SI 1 "
arith32
_operand" "%d,d")
(ior:SI (match_operand:SI 1 "
uns_arith
_operand" "%d,d")
(match_operand:SI 2 "
arith32
_operand" "d,K")))]
(match_operand:SI 2 "
uns_arith
_operand" "d,K")))]
""
""
"@
"@
or
\\
t%0,%1,%2
or
\\
t%0,%1,%2
...
@@ -1227,8 +1220,8 @@ move\\t%0,%z4\\n\\
...
@@ -1227,8 +1220,8 @@ move\\t%0,%z4\\n\\
(define_insn "xorsi3"
(define_insn "xorsi3"
[
(set (match_operand:SI 0 "register_operand" "=d,d")
[
(set (match_operand:SI 0 "register_operand" "=d,d")
(xor:SI (match_operand:SI 1 "
arith32
_operand" "%d,d")
(xor:SI (match_operand:SI 1 "
uns_arith
_operand" "%d,d")
(match_operand:SI 2 "
arith32
_operand" "d,K")))]
(match_operand:SI 2 "
uns_arith
_operand" "d,K")))]
""
""
"@
"@
xor
\\
t%0,%1,%2
xor
\\
t%0,%1,%2
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment