Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
e29b8d5b
Commit
e29b8d5b
authored
Jun 10, 2014
by
Marcus Shawcroft
Committed by
Marcus Shawcroft
Jun 10, 2014
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
[AArch64] Fix REG_CFA_RESTORE mode.
From-SVN: r211408
parent
6ba197c1
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
1 deletions
+6
-1
gcc/ChangeLog
+5
-0
gcc/config/aarch64/aarch64.c
+1
-1
No files found.
gcc/ChangeLog
View file @
e29b8d5b
2014-06-10 Marcus Shawcroft <marcus.shawcroft@arm.com>
* config/aarch64/aarch64.c (aarch64_save_or_restore_fprs): Fix
REG_CFA_RESTORE mode.
2014-06-10 Evgeny Stupachenko <evstupac@gmail.com>
* config/i386/i386.c (expand_vec_perm_pblendv): New.
...
...
gcc/config/aarch64/aarch64.c
View file @
e29b8d5b
...
...
@@ -1980,7 +1980,7 @@ aarch64_save_or_restore_fprs (int start_offset, int increment,
{
insn
=
emit_move_insn
(
gen_rtx_REG
(
DFmode
,
regno
),
mem
);
add_reg_note
(
insn
,
REG_CFA_RESTORE
,
gen_rtx_REG
(
D
I
mode
,
regno
));
gen_rtx_REG
(
D
F
mode
,
regno
));
}
start_offset
+=
increment
;
}
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment