Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
e1ba7da7
Commit
e1ba7da7
authored
Oct 23, 1998
by
Kaveh R. Ghazi
Committed by
Kaveh Ghazi
Oct 23, 1998
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Warning fixes:
* mips.h (EXTRA_SPECS): Add missing initializers. From-SVN: r23255
parent
df4f7565
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
16 additions
and
12 deletions
+16
-12
gcc/ChangeLog
+4
-0
gcc/config/mips/mips.h
+12
-12
No files found.
gcc/ChangeLog
View file @
e1ba7da7
Fri
Oct
23
16
:
19
:
24
1998
Kaveh
R
.
Ghazi
<
ghazi
@caip
.
rutgers
.
edu
>
*
mips
.
h
(
EXTRA_SPECS
)
:
Add
missing
initializers
.
Fri
Oct
23
16
:
08
:
39
1998
Kaveh
R
.
Ghazi
<
ghazi
@caip
.
rutgers
.
edu
>
*
sparc
.
h
(
EXTRA_SPECS
)
:
Add
missing
initializers
.
...
...
gcc/config/mips/mips.h
View file @
e1ba7da7
...
...
@@ -950,18 +950,18 @@ while (0)
Do not define this macro if it does not need to do anything. */
#define EXTRA_SPECS \
{ "subtarget_cc1_spec", SUBTARGET_CC1_SPEC
},
\
{ "subtarget_cpp_spec", SUBTARGET_CPP_SPEC
},
\
{ "subtarget_cpp_size_spec", SUBTARGET_CPP_SIZE_SPEC
},
\
{ "long_max_spec", LONG_MAX_SPEC
},
\
{ "mips_as_asm_spec", MIPS_AS_ASM_SPEC
},
\
{ "gas_asm_spec", GAS_ASM_SPEC
},
\
{ "target_asm_spec", TARGET_ASM_SPEC
},
\
{ "subtarget_mips_as_asm_spec", SUBTARGET_MIPS_AS_ASM_SPEC
},
\
{ "subtarget_asm_optimizing_spec", SUBTARGET_ASM_OPTIMIZING_SPEC
},
\
{ "subtarget_asm_debugging_spec", SUBTARGET_ASM_DEBUGGING_SPEC
},
\
{ "subtarget_asm_spec", SUBTARGET_ASM_SPEC
},
\
{ "linker_endian_spec", LINKER_ENDIAN_SPEC
},
\
{ "subtarget_cc1_spec", SUBTARGET_CC1_SPEC
, 0, 0, 0, 0 },
\
{ "subtarget_cpp_spec", SUBTARGET_CPP_SPEC
, 0, 0, 0, 0 },
\
{ "subtarget_cpp_size_spec", SUBTARGET_CPP_SIZE_SPEC
, 0, 0, 0, 0 },
\
{ "long_max_spec", LONG_MAX_SPEC
, 0, 0, 0, 0 },
\
{ "mips_as_asm_spec", MIPS_AS_ASM_SPEC
, 0, 0, 0, 0 },
\
{ "gas_asm_spec", GAS_ASM_SPEC
, 0, 0, 0, 0 },
\
{ "target_asm_spec", TARGET_ASM_SPEC
, 0, 0, 0, 0 },
\
{ "subtarget_mips_as_asm_spec", SUBTARGET_MIPS_AS_ASM_SPEC
, 0, 0, 0, 0 },
\
{ "subtarget_asm_optimizing_spec", SUBTARGET_ASM_OPTIMIZING_SPEC
, 0, 0, 0, 0 },
\
{ "subtarget_asm_debugging_spec", SUBTARGET_ASM_DEBUGGING_SPEC
, 0, 0, 0, 0 },
\
{ "subtarget_asm_spec", SUBTARGET_ASM_SPEC
, 0, 0, 0, 0 },
\
{ "linker_endian_spec", LINKER_ENDIAN_SPEC
, 0, 0, 0, 0 },
\
SUBTARGET_EXTRA_SPECS
#ifndef SUBTARGET_EXTRA_SPECS
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment