Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
df6ee552
Commit
df6ee552
authored
May 20, 1992
by
Richard Stallman
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
entered into RCS
From-SVN: r1033
parent
3d3ac9d0
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
12 additions
and
0 deletions
+12
-0
gcc/config/ns32k/ns32k.md
+12
-0
No files found.
gcc/config/ns32k/ns32k.md
View file @
df6ee552
...
...
@@ -1859,6 +1859,18 @@
return
\"
adjspb %$-4
\"
;
}")
(define_insn ""
[
(set (match_operand:SI 0 "general_operand" "=g<")
(zero_extract:SI (match_operand:SI 1 "register_operand" "g")
(match_operand:SI 2 "const_int_operand" "i")
(match_operand:SI 3 "general_operand" "rK")))]
""
"
*
{ if (GET_CODE (operands
[
3
]
) == CONST_INT)
return
\"
extsd %1,%0,%3,%2
\"
;
else return
\"
extd %3,%1,%0,%2
\"
;
}")
(define_insn "extzv"
[
(set (match_operand:SI 0 "general_operand" "=g<")
(zero_extract:SI (match_operand:QI 1 "general_operand" "g")
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment