Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
dcad1dd3
Commit
dcad1dd3
authored
11 years ago
by
Richard Sandiford
Committed by
Richard Sandiford
11 years ago
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
asan.c (asan_shadow_cst): Use gen_int_mode.
gcc/ * asan.c (asan_shadow_cst): Use gen_int_mode. From-SVN: r202384
parent
daf5c770
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
1 deletions
+5
-1
gcc/ChangeLog
+4
-0
gcc/asan.c
+1
-1
No files found.
gcc/ChangeLog
View file @
dcad1dd3
2013-09-09 Richard Sandiford <rdsandiford@googlemail.com>
* asan.c (asan_shadow_cst): Use gen_int_mode.
2013-09-08 Jan Hubicka <jh@suse.cz>
* ipa-profile.c: Add toplevel comment.
...
...
This diff is collapsed.
Click to expand it.
gcc/asan.c
View file @
dcad1dd3
...
...
@@ -869,7 +869,7 @@ asan_shadow_cst (unsigned char shadow_bytes[4])
for
(
i
=
0
;
i
<
4
;
i
++
)
val
|=
(
unsigned
HOST_WIDE_INT
)
shadow_bytes
[
BYTES_BIG_ENDIAN
?
3
-
i
:
i
]
<<
(
BITS_PER_UNIT
*
i
);
return
GEN_INT
(
trunc_int_for_mode
(
val
,
SImode
)
);
return
gen_int_mode
(
val
,
SImode
);
}
/* Clear shadow memory at SHADOW_MEM, LEN bytes. Can't call a library call here
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment