Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
dc903608
Commit
dc903608
authored
Feb 11, 1994
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(record_reg_classes): Fix logic in case of matching operands.
From-SVN: r6528
parent
9d891e9a
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
3 additions
and
3 deletions
+3
-3
gcc/regclass.c
+3
-3
No files found.
gcc/regclass.c
View file @
dc903608
...
...
@@ -988,15 +988,15 @@ record_reg_classes (n_alts, n_ops, ops, modes, constraints, insn)
if
(
GET_CODE
(
op
)
!=
REG
||
REGNO
(
op
)
<
FIRST_PSEUDO_REGISTER
)
{
/* If this matches the other operand, we have no added
cost. */
cost
and we win
. */
if
(
rtx_equal_p
(
ops
[
j
],
op
))
;
win
=
1
;
/* If we can put the other operand into a register, add to
the cost of this alternative the cost to copy this
operand to the register used for the other operand. */
if
(
classes
[
j
]
!=
NO_REGS
)
else
if
(
classes
[
j
]
!=
NO_REGS
)
alt_cost
+=
copy_cost
(
op
,
mode
,
classes
[
j
],
1
),
win
=
1
;
}
else
if
(
GET_CODE
(
ops
[
j
])
!=
REG
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment