Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
d98cd543
Commit
d98cd543
authored
Apr 02, 2003
by
Kazu Hirata
Committed by
Kazu Hirata
Apr 02, 2003
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/h8300/h8300.md (a peephole2): New.
From-SVN: r65172
parent
b30abdf2
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
49 additions
and
0 deletions
+49
-0
gcc/ChangeLog
+4
-0
gcc/config/h8300/h8300.md
+45
-0
No files found.
gcc/ChangeLog
View file @
d98cd543
2003-04-02 Kazu Hirata <kazu@cs.umass.edu>
* config/h8300/h8300.md (a peephole2): New.
2003-04-02 Richard Henderson <rth@redhat.com>
* except.c (sjlj_find_directly_reachable_regions): Recognize when
...
...
gcc/config/h8300/h8300.md
View file @
d98cd543
...
...
@@ -4101,6 +4101,9 @@
;; dead 0xffffff?? except -1 and -2 eq/ne xor.b and not.l
;; dead 0xffff??ff eq/ne xor.b and not.l
;;
;; live 1 geu/ltu copy and shlr.l
;; live 3 (H8S) geu/ltu copy and shlr.l
;;
;; dead 1 geu/ltu shlr.l
;; dead 3 (H8S) geu/ltu shlr.l
;;
...
...
@@ -4232,6 +4235,48 @@
;;
;; into
;;
;; mov.l er0,er1
;; shlr.l er1
;; bne .L1
(define_peephole2
[
(match_scratch:SI 4 "r")
(set (cc0)
(compare (match_operand:SI 0 "register_operand" "")
(match_operand:SI 1 "const_int_operand" "")))
(set (pc)
(if_then_else (match_operator 2 "gtuleu_operator"
[
(cc0) (const_int 0)
]
)
(label_ref (match_operand 3 "" ""))
(pc)))]
"(TARGET_H8300H || TARGET_H8300S)
&& !peep2_reg_dead_p (1, operands
[
0
]
)
&& (INTVAL (operands
[
1
]
) == 1
|| (TARGET_H8300S && INTVAL (operands
[
1
]
) == 3))"
[
(set (match_dup 4)
(match_dup 0))
(parallel
[
(set (match_dup 4)
(lshiftrt:SI (match_dup 4)
(match_dup 6)))
(clobber (scratch:QI))])
(set (cc0)
(match_dup 4))
(set (pc)
(if_then_else (match_dup 5)
(label_ref (match_dup 3))
(pc)))]
"operands
[
5
]
= ((GET_CODE (operands
[
2
]
) == GTU) ?
gen_rtx_NE (VOIDmode, cc0_rtx, const0_rtx) :
gen_rtx_EQ (VOIDmode, cc0_rtx, const0_rtx));
operands
[
6
]
= GEN_INT (exact_log2 (INTVAL (operands
[
1
]
) + 1));")
;; Transform
;;
;; cmp.l #1,er0
;; bhi .L1
;;
;; into
;;
;; shlr.l er0
;; bne .L1
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment