Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
d9832fd2
Commit
d9832fd2
authored
Sep 28, 1995
by
Richard Kenner
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
(output_scc_di): Swap operands when needed.
From-SVN: r10408
parent
241fa1a2
Hide whitespace changes
Inline
Side-by-side
Showing
1 changed file
with
13 additions
and
1 deletions
+13
-1
gcc/config/m68k/m68k.c
+13
-1
No files found.
gcc/config/m68k/m68k.c
View file @
d9832fd2
...
...
@@ -706,7 +706,19 @@ output_scc_di(op, operand1, operand2, dest)
rtx
dest
;
{
rtx
loperands
[
7
];
enum
rtx_code
op_code
=
GET_CODE
(
op
);
/* The m68k cmp.l instruction requires operand1 to be a reg as used
below. Swap the operands and change the op if these requirements
are not fulfilled. */
if
(
GET_CODE
(
operand2
)
==
REG
&&
GET_CODE
(
operand1
)
!=
REG
)
{
rtx
tmp
=
operand1
;
operand1
=
operand2
;
operand2
=
tmp
;
op_code
=
swap_condition
(
op_code
);
}
loperands
[
0
]
=
operand1
;
if
(
GET_CODE
(
operand1
)
==
REG
)
loperands
[
1
]
=
gen_rtx
(
REG
,
SImode
,
REGNO
(
operand1
)
+
1
);
...
...
@@ -743,7 +755,7 @@ output_scc_di(op, operand1, operand2, dest)
#endif
loperands
[
5
]
=
dest
;
switch
(
GET_CODE
(
op
)
)
switch
(
op_code
)
{
case
EQ
:
ASM_OUTPUT_INTERNAL_LABEL
(
asm_out_file
,
"L"
,
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment