Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
d845b2f9
Commit
d845b2f9
authored
Mar 10, 2011
by
Nick Clifton
Committed by
Nick Clifton
Mar 10, 2011
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* config/rx/rx.md (bitset_in_memory, bitclr_in_memory: Fix timings.
From-SVN: r170845
parent
25d5c0b0
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
15 additions
and
2 deletions
+15
-2
gcc/ChangeLog
+4
-0
gcc/config/rx/rx.md
+11
-2
No files found.
gcc/ChangeLog
View file @
d845b2f9
2011-03-10 Nick Clifton <nickc@redhat.com>
* config/rx/rx.md (bitset_in_memory, bitclr_in_memory: Fix timings.
2011-03-09 Jakub Jelinek <jakub@redhat.com>
PR rtl-optimization/47866
...
...
gcc/config/rx/rx.md
View file @
d845b2f9
...
...
@@ -1643,7 +1643,7 @@
""
"bset
\t
%1, %0.B"
[
(set_attr "length" "3")
(set_attr "timings" "3
4
")]
(set_attr "timings" "3
3
")]
)
(define_insn "
*
bitinvert"
...
...
@@ -1689,7 +1689,7 @@
""
"bclr
\t
%1, %0.B"
[
(set_attr "length" "3")
(set_attr "timings" "3
4
")]
(set_attr "timings" "3
3
")]
)
(define_insn "
*
insv_imm"
...
...
@@ -1897,6 +1897,14 @@
rtx addr2 = gen_rtx_REG (SImode, 2);
rtx len = gen_rtx_REG (SImode, 3);
/* Do not use when the source or destination are volatile - the SMOVF
instruction will read and write in word sized blocks, which may be
outside of the valid address range. */
if (MEM_P (operands[0]) && MEM_VOLATILE_P (operands[0]))
FAIL;
if (MEM_P (operands[1]) && MEM_VOLATILE_P (operands[1]))
FAIL;
if (REG_P (operands[0]) && (REGNO (operands[0]) == 2
|| REGNO (operands[0]) == 3))
FAIL;
...
...
@@ -1906,6 +1914,7 @@
if (REG_P (operands[2]) && (REGNO (operands[2]) == 1
|| REGNO (operands[2]) == 2))
FAIL;
emit_move_insn (addr1, force_operand (XEXP (operands[0], 0), NULL_RTX));
emit_move_insn (addr2, force_operand (XEXP (operands[1], 0), NULL_RTX));
emit_move_insn (len, force_operand (operands[2], NULL_RTX));
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment