Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
d7cce3ad
Commit
d7cce3ad
authored
Mar 08, 1992
by
Richard Stallman
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
*** empty log message ***
From-SVN: r424
parent
c138f328
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
91 additions
and
15 deletions
+91
-15
gcc/config/m68k/m68kv4.h
+0
-1
gcc/config/m68k/sgs.h
+91
-14
No files found.
gcc/config/m68k/m68kv4.h
View file @
d7cce3ad
...
@@ -21,7 +21,6 @@ the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. */
...
@@ -21,7 +21,6 @@ the Free Software Foundation, 675 Mass Ave, Cambridge, MA 02139, USA. */
/* Use SGS_* macros to control compilation in m68k.md */
/* Use SGS_* macros to control compilation in m68k.md */
#define SGS_SWAP_W
/* Use swap.w rather than just plain swap */
#define SGS_SWITCH_TABLES
/* Different switch table handling */
#define SGS_SWITCH_TABLES
/* Different switch table handling */
#include "m68ksgs.h"
/* The m68k/SVR4 assembler is SGS based */
#include "m68ksgs.h"
/* The m68k/SVR4 assembler is SGS based */
...
...
gcc/config/m68k/sgs.h
View file @
d7cce3ad
...
@@ -227,7 +227,7 @@ do { union { float f; long l;} tem; \
...
@@ -227,7 +227,7 @@ do { union { float f; long l;} tem; \
#undef ASM_OUTPUT_SKIP
#undef ASM_OUTPUT_SKIP
#define ASM_OUTPUT_SKIP(FILE,SIZE) \
#define ASM_OUTPUT_SKIP(FILE,SIZE) \
fprintf (FILE, "%s %u\n", SPACE_ASM_OP, (SIZE))
fprintf (FILE, "%s %u\n", SPACE_ASM_OP, (SIZE))
/* Translate Motorola opcodes such as `jbeq' into SGS opcodes such
/* Translate Motorola opcodes such as `jbeq' into SGS opcodes such
as `beq.w'.
as `beq.w'.
Delete the `e' in `move...' and `fmove'.
Delete the `e' in `move...' and `fmove'.
...
@@ -236,18 +236,93 @@ do { union { float f; long l;} tem; \
...
@@ -236,18 +236,93 @@ do { union { float f; long l;} tem; \
Change `fsne' to `fsneq'
Change `fsne' to `fsneq'
Change `divsl' to `tdivs' (32/32 -> 32r:32q)
Change `divsl' to `tdivs' (32/32 -> 32r:32q)
Change `divul' to `tdivu' (32/32 -> 32r:32q)
Change `divul' to `tdivu' (32/32 -> 32r:32q)
Optionally change swap to swap.w.
*/
*/
#ifdef SGS_SWAP_W
#define ASM_OUTPUT_OPCODE(FILE, PTR) \
{ \
extern int flag_pic; \
if (!strncmp ((PTR), "jbsr", 4)) \
{ if (flag_pic) \
fprintf ((FILE), "bsr"); \
else \
fprintf ((FILE), "jsr"); \
(PTR) += 4; } \
else if ((PTR)[0] == 'j' && (PTR)[1] == 'b') \
{ ++(PTR); \
while (*(PTR) != ' ') \
{ putc (*(PTR), (FILE)); ++(PTR); } \
fprintf ((FILE), ".w"); } \
else if ((PTR)[0] == 's') \
{ \
if (!strncmp ((PTR), "swap", 4)) \
{ fprintf ((FILE), "swap.w"); (PTR) += 4; } \
} \
/* FMOVE ==> FMOV, (and F%& F%$ translations) */
\
else if ((PTR)[0] == 'f') \
{ \
if (!strncmp ((PTR), "fmove", 5)) \
{ fprintf ((FILE), "fmov"); (PTR) += 5; } \
else if (!strncmp ((PTR), "ftst", 4)) \
{ fprintf ((FILE), "ftest"); (PTR) += 4; } \
else if (!strncmp ((PTR), "fbne", 4)) \
{ fprintf ((FILE), "fbneq"); (PTR) += 4; } \
else if (!strncmp ((PTR), "fsne", 4)) \
{ fprintf ((FILE), "fsneq"); (PTR) += 4; } \
else if (!strncmp ((PTR), "f%$move", 7)) \
{ (PTR) += 7; \
if (TARGET_68040_ONLY) \
fprintf ((FILE), "fsmov"); \
else fprintf ((FILE), "fmov"); } \
else if (!strncmp ((PTR), "f%&move", 7)) \
{ (PTR) += 7; \
if (TARGET_68040_ONLY) \
fprintf ((FILE), "fdmov"); \
else fprintf ((FILE), "fmov"); } \
} \
/* MOVE, MOVEA, MOVEQ, MOVEC ==> MOV */
\
else if ((PTR)[0] == 'm' && (PTR)[1] == 'o' \
&& (PTR)[2] == 'v' && (PTR)[3] == 'e') \
{ fprintf ((FILE), "mov"); (PTR) += 4; \
if ((PTR)[0] == 'q' || (PTR)[0] == 'a' \
|| (PTR)[0] == 'c') (PTR)++; } \
/* SUB, SUBQ, SUBA, SUBI ==> SUB */
\
else if ((PTR)[0] == 's' && (PTR)[1] == 'u' \
&& (PTR)[2] == 'b') \
{ fprintf ((FILE), "sub"); (PTR) += 3; \
if ((PTR)[0] == 'q' || (PTR)[0] == 'i' \
|| (PTR)[0] == 'a') (PTR)++; } \
/* CMP, CMPA, CMPI, CMPM ==> CMP */
\
else if ((PTR)[0] == 'c' && (PTR)[1] == 'm' \
&& (PTR)[2] == 'p') \
{ fprintf ((FILE), "cmp"); (PTR) += 3; \
if ((PTR)[0] == 'a' || (PTR)[0] == 'i' \
|| (PTR)[0] == 'm') (PTR)++; } \
/* DIVSL ==> TDIVS */
\
else if ((PTR)[0] == 'd' && (PTR)[1] == 'i' \
&& (PTR)[2] == 'v' && (PTR)[3] == 's' \
&& (PTR)[4] == 'l') \
{ fprintf ((FILE), "tdivs"); (PTR) += 5; } \
/* DIVUL ==> TDIVU */
\
else if ((PTR)[0] == 'd' && (PTR)[1] == 'i' \
&& (PTR)[2] == 'v' && (PTR)[3] == 'u' \
&& (PTR)[4] == 'l') \
{ fprintf ((FILE), "tdivu"); (PTR) += 5; } \
}
#else
/* not SGS_SWAP_W */
#define ASM_OUTPUT_OPCODE(FILE, PTR) \
#define ASM_OUTPUT_OPCODE(FILE, PTR) \
{ \
{ \
extern int flag_pic; \
extern int flag_pic; \
if (!strncmp ((PTR), "jbsr", 4))
{
\
if (!strncmp ((PTR), "jbsr", 4)) \
if (flag_pic) \
{
if (flag_pic) \
fprintf ((FILE), "bsr");
\
fprintf ((FILE), "bsr");
\
else \
else \
fprintf ((FILE),"jsr");
\
fprintf ((FILE), "jsr");
\
(PTR) += 4;
\
(PTR) += 4;
}
\
} else if ((PTR)[0] == 'j' && (PTR)[1] == 'b')
\
else if ((PTR)[0] == 'j' && (PTR)[1] == 'b')
\
{ ++(PTR); \
{ ++(PTR); \
while (*(PTR) != ' ') \
while (*(PTR) != ' ') \
{ putc (*(PTR), (FILE)); ++(PTR); } \
{ putc (*(PTR), (FILE)); ++(PTR); } \
...
@@ -278,20 +353,20 @@ do { union { float f; long l;} tem; \
...
@@ -278,20 +353,20 @@ do { union { float f; long l;} tem; \
else if ((PTR)[0] == 'm' && (PTR)[1] == 'o' \
else if ((PTR)[0] == 'm' && (PTR)[1] == 'o' \
&& (PTR)[2] == 'v' && (PTR)[3] == 'e') \
&& (PTR)[2] == 'v' && (PTR)[3] == 'e') \
{ fprintf ((FILE), "mov"); (PTR) += 4; \
{ fprintf ((FILE), "mov"); (PTR) += 4; \
if ((PTR)[0] == 'q' || (PTR)[0] == 'a'
||
\
if ((PTR)[0] == 'q' || (PTR)[0] == 'a'
\
(PTR)[0] == 'c') (PTR)++; }
\
|| (PTR)[0] == 'c') (PTR)++; }
\
/* SUB, SUBQ, SUBA, SUBI ==> SUB */
\
/* SUB, SUBQ, SUBA, SUBI ==> SUB */
\
else if ((PTR)[0] == 's' && (PTR)[1] == 'u' \
else if ((PTR)[0] == 's' && (PTR)[1] == 'u' \
&& (PTR)[2] == 'b') \
&& (PTR)[2] == 'b') \
{ fprintf ((FILE), "sub"); (PTR) += 3; \
{ fprintf ((FILE), "sub"); (PTR) += 3; \
if ((PTR)[0] == 'q' || (PTR)[0] == 'i'
||
\
if ((PTR)[0] == 'q' || (PTR)[0] == 'i'
\
(PTR)[0] == 'a') (PTR)++; }
\
|| (PTR)[0] == 'a') (PTR)++; }
\
/* CMP, CMPA, CMPI, CMPM ==> CMP */
\
/* CMP, CMPA, CMPI, CMPM ==> CMP */
\
else if ((PTR)[0] == 'c' && (PTR)[1] == 'm' \
else if ((PTR)[0] == 'c' && (PTR)[1] == 'm' \
&& (PTR)[2] == 'p') \
&& (PTR)[2] == 'p') \
{ fprintf ((FILE), "cmp"); (PTR) += 3; \
{ fprintf ((FILE), "cmp"); (PTR) += 3; \
if ((PTR)[0] == 'a' || (PTR)[0] == 'i'
||
\
if ((PTR)[0] == 'a' || (PTR)[0] == 'i'
\
(PTR)[0] == 'm') (PTR)++; }
\
|| (PTR)[0] == 'm') (PTR)++; }
\
/* DIVSL ==> TDIVS */
\
/* DIVSL ==> TDIVS */
\
else if ((PTR)[0] == 'd' && (PTR)[1] == 'i' \
else if ((PTR)[0] == 'd' && (PTR)[1] == 'i' \
&& (PTR)[2] == 'v' && (PTR)[3] == 's' \
&& (PTR)[2] == 'v' && (PTR)[3] == 's' \
...
@@ -304,6 +379,8 @@ do { union { float f; long l;} tem; \
...
@@ -304,6 +379,8 @@ do { union { float f; long l;} tem; \
{ fprintf ((FILE), "tdivu"); (PTR) += 5; } \
{ fprintf ((FILE), "tdivu"); (PTR) += 5; } \
}
}
#endif
/* not SGS_SWAP_W */
/* This macro outputs the label at the start of a switch table. The
/* This macro outputs the label at the start of a switch table. The
".swbeg <N>" is an assembler directive that causes the switch table
".swbeg <N>" is an assembler directive that causes the switch table
size to be inserted into the object code so that disassemblers, for
size to be inserted into the object code so that disassemblers, for
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment