Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
cf7cb67e
Commit
cf7cb67e
authored
Jan 10, 2004
by
Jan Hubicka
Committed by
Jan Hubicka
Jan 10, 2004
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* expr.c (expand_expr_real): More curefully expand union casts.
From-SVN: r75649
parent
a8d65349
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
10 additions
and
1 deletions
+10
-1
gcc/ChangeLog
+4
-0
gcc/expr.c
+6
-1
No files found.
gcc/ChangeLog
View file @
cf7cb67e
2004-01-10 Jan Hubicka <jh@suse.cz>
* expr.c (expand_expr_real): More curefully expand union casts.
2004-01-10 Kazu Hirata <kazu@cs.umass.edu>
* config/m32r/m32r.md (flush_icache): Use 1 for
...
...
gcc/expr.c
View file @
cf7cb67e
...
...
@@ -7509,7 +7509,12 @@ expand_expr_real (tree exp, rtx target, enum machine_mode tmode,
}
if
(
target
==
0
)
target
=
assign_temp
(
type
,
0
,
1
,
1
);
{
if
(
TYPE_MODE
(
type
)
!=
BLKmode
)
target
=
gen_reg_rtx
(
TYPE_MODE
(
type
));
else
target
=
assign_temp
(
type
,
0
,
1
,
1
);
}
if
(
GET_CODE
(
target
)
==
MEM
)
/* Store data into beginning of memory target. */
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment