Skip to content

R
riscv-gcc-1
Commit cf1f6ae3 by Richard Henderson Committed by Richard Henderson
Options

* config/ia64/ia64.md (mulhi3): New. 

From-SVN: r36171
parent 56042127
Showing with 19 additions and 0 deletions
gcc/ChangeLog
2000-09-05 Richard Henderson <rth@cygnus.com>
* config/ia64/ia64.md (mulhi3): New.
2000-09-05 Richard Henderson <rth@cygnus.com>
* config/ia64/ia64.h (INIT_TARGET_OPTABS): Remove.
* config/ia64/lib1funcs.asm (__divdi3): Update from Intel IA-64
Optimization Guide, minimum latency alternative.
......
gcc/config/ia64/ia64.md
......@@ -1316,6 +1316,21 @@
;; ::::::::::::::::::::
;; ::
;; :: 16 bit Integer arithmetic
;; ::
;; ::::::::::::::::::::
(define_insn "mulhi3"
[(set (match_operand:HI 0 "gr_register_operand" "=r")
(mult:HI (match_operand:HI 1 "gr_register_operand" "r")
(match_operand:HI 2 "gr_register_operand" "r")))]
""
"pmpy.r %0 = %1, %2"
[(set_attr "type" "I")])
;; ::::::::::::::::::::
;; ::
;; :: 32 bit Integer arithmetic
;; ::
;; ::::::::::::::::::::
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment