Commit cce470f9 by Rafael Carre Committed by Richard Earnshaw

re PR target/45726 (Thumb2 instruction emitted for incompatible CPU)

2010-09-20  Rafael Carre   <rafael.carre@gmail.com>

	PR target/45726
	* arm.md (arm_movt): Only enable on machines with MOVT.

From-SVN: r164441
parent 47d8f18d
2010-09-20 Rafael Carre <rafael.carre@gmail.com>
PR target/45726
* arm.md (arm_movt): Only enable on machines with MOVT.
2010-09-20 Jie Zhang <jie@codesourcery.com>
* config/arm/arm.c (arm_address_offset_is_imm): New.
......
......@@ -5119,7 +5119,7 @@
[(set (match_operand:SI 0 "nonimmediate_operand" "=r")
(lo_sum:SI (match_operand:SI 1 "nonimmediate_operand" "0")
(match_operand:SI 2 "general_operand" "i")))]
"TARGET_32BIT"
"arm_arch_thumb2"
"movt%?\t%0, #:upper16:%c2"
[(set_attr "predicable" "yes")
(set_attr "length" "4")]
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment