Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
c7dec7c2
Commit
c7dec7c2
authored
Aug 15, 1998
by
Richard Henderson
Committed by
Richard Henderson
Aug 15, 1998
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* alpha.md (movsicc): Fix mode mismatch.
From-SVN: r21752
parent
54473ca7
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
1 deletions
+5
-1
gcc/ChangeLog
+4
-0
gcc/config/alpha/alpha.md
+1
-1
No files found.
gcc/ChangeLog
View file @
c7dec7c2
Sat Aug 15 20:51:35 1998 Richard Henderson <rth@cygnus.com>
* alpha.md (movsicc): Fix mode mismatch.
Sat Aug 15 20:22:33 1998 H.J. Lu (hjl@gnu.org)
* config/alpha/alpha.h (ASM_OUTPUT_MI_THUNK): Handle aggregated
...
...
gcc/config/alpha/alpha.md
View file @
c7dec7c2
...
...
@@ -3219,7 +3219,7 @@
(define_expand "movsicc"
[
(set (match_operand:SI 0 "register_operand" "")
(if_then_else:
D
I (match_operand 1 "comparison_operator" "")
(if_then_else:
S
I (match_operand 1 "comparison_operator" "")
(match_operand:SI 2 "reg_or_8bit_operand" "")
(match_operand:SI 3 "reg_or_8bit_operand" "")))]
""
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment