Commit c686fcbc by Alan Modra Committed by Alan Modra

[RS6000] Rename NON_SPECIAL_REGS to GEN_OR_FLOAT_REGS

	* config/rs6000/rs6000.h: Rename NON_SPECIAL_REGS to GEN_OR_FLOAT_REGS
	throughout file.
	* config/rs6000/darwin.h: Likewise.
	* config/rs6000/rs6000.c: Likewise.

From-SVN: r269960
parent 914be15c
2019-03-27 Alan Modra <amodra@gmail.com> 2019-03-27 Alan Modra <amodra@gmail.com>
* config/rs6000/rs6000.h: Rename NON_SPECIAL_REGS to GEN_OR_FLOAT_REGS
throughout file.
* config/rs6000/darwin.h: Likewise.
* config/rs6000/rs6000.c: Likewise.
2019-03-27 Alan Modra <amodra@gmail.com>
* config/rs6000/rs6000.c (rs6000_init_hard_regno_mode_ok): Always * config/rs6000/rs6000.c (rs6000_init_hard_regno_mode_ok): Always
assign rs6000_hard_regno_mode_ok_p[m][r]. Formatting. assign rs6000_hard_regno_mode_ok_p[m][r]. Formatting.
......
...@@ -346,7 +346,7 @@ extern int darwin_emit_branch_islands; ...@@ -346,7 +346,7 @@ extern int darwin_emit_branch_islands;
&& reg_class_subset_p (BASE_REGS, (CLASS))) \ && reg_class_subset_p (BASE_REGS, (CLASS))) \
? BASE_REGS \ ? BASE_REGS \
: (GET_MODE_CLASS (GET_MODE (X)) == MODE_INT \ : (GET_MODE_CLASS (GET_MODE (X)) == MODE_INT \
&& (CLASS) == NON_SPECIAL_REGS) \ && (CLASS) == GEN_OR_FLOAT_REGS) \
? GENERAL_REGS \ ? GENERAL_REGS \
: (CLASS)) : (CLASS))
......
...@@ -20236,7 +20236,7 @@ rs6000_preferred_reload_class (rtx x, enum reg_class rclass) ...@@ -20236,7 +20236,7 @@ rs6000_preferred_reload_class (rtx x, enum reg_class rclass)
return NO_REGS; return NO_REGS;
} }
if (GET_MODE_CLASS (mode) == MODE_INT && rclass == NON_SPECIAL_REGS) if (GET_MODE_CLASS (mode) == MODE_INT && rclass == GEN_OR_FLOAT_REGS)
return GENERAL_REGS; return GENERAL_REGS;
return rclass; return rclass;
...@@ -20384,7 +20384,7 @@ rs6000_secondary_reload_class (enum reg_class rclass, machine_mode mode, ...@@ -20384,7 +20384,7 @@ rs6000_secondary_reload_class (enum reg_class rclass, machine_mode mode,
/* Constants, memory, and FP registers can go into FP registers. */ /* Constants, memory, and FP registers can go into FP registers. */
if ((regno == -1 || FP_REGNO_P (regno)) if ((regno == -1 || FP_REGNO_P (regno))
&& (rclass == FLOAT_REGS || rclass == NON_SPECIAL_REGS)) && (rclass == FLOAT_REGS || rclass == GEN_OR_FLOAT_REGS))
return (mode != SDmode || lra_in_progress) ? NO_REGS : GENERAL_REGS; return (mode != SDmode || lra_in_progress) ? NO_REGS : GENERAL_REGS;
/* Memory, and AltiVec registers can go into AltiVec registers. */ /* Memory, and AltiVec registers can go into AltiVec registers. */
...@@ -36154,7 +36154,7 @@ rs6000_libcall_value (machine_mode mode) ...@@ -36154,7 +36154,7 @@ rs6000_libcall_value (machine_mode mode)
} }
/* Compute register pressure classes. We implement the target hook to avoid /* Compute register pressure classes. We implement the target hook to avoid
IRA picking something like NON_SPECIAL_REGS as a pressure class, which can IRA picking something like GEN_OR_FLOAT_REGS as a pressure class, which can
lead to incorrect estimates of number of available registers and therefor lead to incorrect estimates of number of available registers and therefor
increased register pressure/spill. */ increased register pressure/spill. */
static int static int
...@@ -1138,7 +1138,7 @@ enum reg_class ...@@ -1138,7 +1138,7 @@ enum reg_class
VRSAVE_REGS, VRSAVE_REGS,
VSCR_REGS, VSCR_REGS,
SPR_REGS, SPR_REGS,
NON_SPECIAL_REGS, GEN_OR_FLOAT_REGS,
LINK_REGS, LINK_REGS,
CTR_REGS, CTR_REGS,
LINK_OR_CTR_REGS, LINK_OR_CTR_REGS,
...@@ -1167,7 +1167,7 @@ enum reg_class ...@@ -1167,7 +1167,7 @@ enum reg_class
"VRSAVE_REGS", \ "VRSAVE_REGS", \
"VSCR_REGS", \ "VSCR_REGS", \
"SPR_REGS", \ "SPR_REGS", \
"NON_SPECIAL_REGS", \ "GEN_OR_FLOAT_REGS", \
"LINK_REGS", \ "LINK_REGS", \
"CTR_REGS", \ "CTR_REGS", \
"LINK_OR_CTR_REGS", \ "LINK_OR_CTR_REGS", \
...@@ -1204,7 +1204,7 @@ enum reg_class ...@@ -1204,7 +1204,7 @@ enum reg_class
{ 0x00000000, 0x00000000, 0x00000000, 0x00004000 }, \ { 0x00000000, 0x00000000, 0x00000000, 0x00004000 }, \
/* SPR_REGS. */ \ /* SPR_REGS. */ \
{ 0x00000000, 0x00000000, 0x00000000, 0x00010000 }, \ { 0x00000000, 0x00000000, 0x00000000, 0x00010000 }, \
/* NON_SPECIAL_REGS. */ \ /* GEN_OR_FLOAT_REGS. */ \
{ 0xffffffff, 0xffffffff, 0x00000008, 0x00008000 }, \ { 0xffffffff, 0xffffffff, 0x00000008, 0x00008000 }, \
/* LINK_REGS. */ \ /* LINK_REGS. */ \
{ 0x00000000, 0x00000000, 0x00000002, 0x00000000 }, \ { 0x00000000, 0x00000000, 0x00000002, 0x00000000 }, \
......
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment