Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
c65f76af
Commit
c65f76af
authored
8 years ago
by
David Edelsohn
Committed by
David Edelsohn
8 years ago
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* doc/invoke.texi (RS6000 options): LRA is enabled by default.
From-SVN: r244035
parent
70a6dbe7
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
5 additions
and
2 deletions
+5
-2
gcc/ChangeLog
+4
-0
gcc/doc/invoke.texi
+1
-2
No files found.
gcc/ChangeLog
View file @
c65f76af
2017-01-03 David Edelsohn <dje.gcc@gmail.com>
* doc/invoke.texi (RS6000 options): LRA is enabled by default.
2017-01-03 Eric Botcazou <ebotcazou@adacore.com>
* doc/invoke.texi (SPARC options): Document -mlra as the default.
...
...
This diff is collapsed.
Click to expand it.
gcc/doc/invoke.texi
View file @
c65f76af
...
...
@@ -21184,8 +21184,7 @@ This switch has been deprecated. Use @option{-misel} and
@item -mlra
@opindex mlra
Enable Local Register Allocation. This is still experimental for PowerPC,
so by default the compiler uses standard reload
Enable Local Register Allocation. By default the port uses LRA.
(i.e. @option{-mno-lra}).
@item -mspe
...
...
This diff is collapsed.
Click to expand it.
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment