Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
c2d09187
Commit
c2d09187
authored
Sep 20, 2012
by
Eric Botcazou
Committed by
Eric Botcazou
Sep 20, 2012
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
* reload1.c (choose_reload_regs): Add missing #ifdef/#endif pair.
From-SVN: r191596
parent
4f66c9bc
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
8 additions
and
1 deletions
+8
-1
gcc/ChangeLog
+4
-0
gcc/reload1.c
+4
-1
No files found.
gcc/ChangeLog
View file @
c2d09187
2012-09-20 Eric Botcazou <ebotcazou@adacore.com>
* reload1.c (choose_reload_regs): Add missing #ifdef/#endif pair.
2012-09-20 Bernd Schmidt <bernds@codesourcery.com>
PR bootstrap/54643
...
...
gcc/reload1.c
View file @
c2d09187
...
...
@@ -6956,7 +6956,10 @@ choose_reload_regs (struct insn_chain *chain)
for
(
j
=
0
;
j
<
n_reloads
;
j
++
)
{
int
r
=
reload_order
[
j
];
rtx
check_reg
,
tem
;
rtx
check_reg
;
#ifdef SECONDARY_MEMORY_NEEDED
rtx
tem
;
#endif
if
(
reload_inherited
[
r
]
&&
rld
[
r
].
reg_rtx
)
check_reg
=
rld
[
r
].
reg_rtx
;
else
if
(
reload_override_in
[
r
]
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment