Skip to content

R
riscv-gcc-1
Commit c038638e by H.J. Lu Committed by H.J. Lu
Options

i386: Enable AVX512 memory broadcast for FP mul 

Many AVX512 vector operations can broadcast from a scalar memory source.
This patch enables memory broadcast for FP mul operations.

gcc/

	PR target/72782
	* config/i386/sse.md (*mul<mode>3<mask_name>_bcst): New.

gcc/testsuite/

	PR target/72782
	* gcc.target/i386/avx512f-mul-df-zmm-1.c: New test.
	* gcc.target/i386/avx512f-mul-sf-zmm-1.c: Likewise.
	* gcc.target/i386/avx512f-mul-sf-zmm-2.c: Likewise.
	* gcc.target/i386/avx512f-mul-sf-zmm-3.c: Likewise.
	* gcc.target/i386/avx512f-mul-sf-zmm-4.c: Likewise.
	* gcc.target/i386/avx512f-mul-sf-zmm-5.c: Likewise.
	* gcc.target/i386/avx512f-mul-sf-zmm-6.c: Likewise.
	* gcc.target/i386/avx512vl-mul-sf-xmm-1.c: Likewise.
	* gcc.target/i386/avx512vl-mul-sf-ymm-1.c: Likewise.

From-SVN: r265351
parent 01fd9f8d
Showing with 138 additions and 0 deletions
gcc/ChangeLog
2018-10-21 H.J. Lu <hongjiu.lu@intel.com>
PR target/72782
* config/i386/sse.md (*mul<mode>3<mask_name>_bcst): New.
2018-10-21 H.J. Lu <hongjiu.lu@intel.com>
PR target/87662
* i386/avx512vlintrin.h (_mm256_or_epi32): New.
(_mm_or_epi32): Likewise.
gcc/config/i386/sse.md
......@@ -1754,6 +1754,18 @@
(set_attr "btver2_decode" "direct,double")
(set_attr "mode" "<MODE>")])
(define_insn "*mul<mode>3<mask_name>_bcst"
[(set (match_operand:VF_AVX512 0 "register_operand" "=v")
(mult:VF_AVX512
(vec_duplicate:VF_AVX512
(match_operand:<ssescalarmode> 1 "memory_operand" "m"))
(match_operand:VF_AVX512 2 "register_operand" "v")))]
"TARGET_AVX512F && <mask_mode512bit_condition>"
"vmul<ssemodesuffix>\t{%1<avx512bcst>, %2, %0<mask_operand3>|%0<mask_operand3>, %2, %1<<avx512bcst>>}"
[(set_attr "prefix" "evex")
(set_attr "type" "ssemul")
(set_attr "mode" "<MODE>")])
(define_insn "<sse>_vm<multdiv_mnemonic><mode>3<mask_scalar_name><round_scalar_name>"
[(set (match_operand:VF_128 0 "register_operand" "=x,v")
(vec_merge:VF_128
......
gcc/testsuite/ChangeLog
2018-10-21 H.J. Lu <hongjiu.lu@intel.com>
PR target/72782
* gcc.target/i386/avx512f-mul-df-zmm-1.c: New test.
* gcc.target/i386/avx512f-mul-sf-zmm-1.c: Likewise.
* gcc.target/i386/avx512f-mul-sf-zmm-2.c: Likewise.
* gcc.target/i386/avx512f-mul-sf-zmm-3.c: Likewise.
* gcc.target/i386/avx512f-mul-sf-zmm-4.c: Likewise.
* gcc.target/i386/avx512f-mul-sf-zmm-5.c: Likewise.
* gcc.target/i386/avx512f-mul-sf-zmm-6.c: Likewise.
* gcc.target/i386/avx512vl-mul-sf-xmm-1.c: Likewise.
* gcc.target/i386/avx512vl-mul-sf-ymm-1.c: Likewise.
2018-10-21 H.J. Lu <hongjiu.lu@intel.com>
PR target/87662
* gcc.target/i386/pr87662.c
......
gcc/testsuite/gcc.target/i386/avx512f-mul-df-zmm-1.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vmulpd\[ \\t\]+\\(%(?:eax|rdi|edi)\\)\\\{1to\[1-8\]+\\\}, %zmm\[0-9\]+, %zmm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastsd\[^\n\]*%zmm\[0-9\]+" } } */
#define type __m512d
#define vec 512
#define op mul
#define suffix pd
#define SCALAR double
#include "avx512-binop-1.h"
gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-1.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+\\(%(?:eax|rdi|edi)\\)\\\{1to\[1-8\]+\\\}, %zmm\[0-9\]+, %zmm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastss\[^\n\]*%zmm\[0-9\]+" } } */
#define type __m512
#define vec 512
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-1.h"
gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-2.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+\\(%(?:eax|rdi|edi)\\)\\\{1to\[1-8\]+\\\}, %zmm\[0-9\]+, %zmm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastss\[^\n\]*%zmm\[0-9\]+" } } */
#define type __m512
#define vec 512
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-2.h"
gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-3.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vbroadcastss\[^\n\]*%zmm\[0-9\]+" 1 } } */
/* { dg-final { scan-assembler-times "vmulps\[^\n\]*%zmm\[0-9\]+" 1 } } */
#define type __m512
#define vec 512
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-3.h"
gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-4.c 0 → 100644
/* { dg-do compile { target { ! ia32 } } } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vbroadcastss\[^\n\]*%zmm\[0-9\]+" 1 } } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+%zmm\[0-9\]+, %zmm\[0-9\]+, %zmm0" 1 } } */
#define type __m512
#define vec 512
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-4.h"
gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-5.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+\[^\n\]*\\\{1to\[1-8\]+\\\}, %zmm\[0-9\]+, %zmm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastss\[^\n\]*%zmm\[0-9\]+" } } */
#define type __m512
#define vec 512
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-5.h"
gcc/testsuite/gcc.target/i386/avx512f-mul-sf-zmm-6.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512f -O2" } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+\[^\n\]*\\\{1to\[1-8\]+\\\}, %zmm\[0-9\]+, %zmm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastss\[^\n\]*%zmm\[0-9\]+" } } */
#define type __m512
#define vec 512
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-6.h"
gcc/testsuite/gcc.target/i386/avx512vl-mul-sf-xmm-1.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512vl -O2" } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+\\(%(?:eax|rdi|edi)\\)\\\{1to\[1-8\]+\\\}, %xmm\[0-9\]+, %xmm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastss\[^\n\]*%xmm\[0-9\]+" } } */
#define type __m128
#define vec
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-1.h"
gcc/testsuite/gcc.target/i386/avx512vl-mul-sf-ymm-1.c 0 → 100644
/* { dg-do compile } */
/* { dg-options "-mavx512vl -O2" } */
/* { dg-final { scan-assembler-times "vmulps\[ \\t\]+\\(%(?:eax|rdi|edi)\\)\\\{1to\[1-8\]+\\\}, %ymm\[0-9\]+, %ymm0" 1 } } */
/* { dg-final { scan-assembler-not "vbroadcastss\[^\n\]*%ymm\[0-9\]+" } } */
#define type __m256
#define vec 256
#define op mul
#define suffix ps
#define SCALAR float
#include "avx512-binop-1.h"
Markdown is supported
0% or
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment