Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
c0186656
Commit
c0186656
authored
May 29, 2013
by
Ganesh Gopalasubramanian
Committed by
Ganesh Gopalasubramanian
May 29, 2013
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Enable FP Reassociation for AMD bdver1 and bdver2 architecture
From-SVN: r199406
parent
d20188f3
Hide whitespace changes
Inline
Side-by-side
Showing
2 changed files
with
6 additions
and
1 deletions
+6
-1
gcc/ChangeLog
+5
-0
gcc/config/i386/i386.c
+1
-1
No files found.
gcc/ChangeLog
View file @
c0186656
2013-05-29 Ganesh Gopalasubramanian <Ganesh.Gopalasubramanian@amd.com>
* config/i386/i386.c (initial_ix86_tune_features): Enable
FP Reassociation for AMD bdver1 and bdver2.
2013-05-29 Martin Jambor <mjambor@suse.cz>
* tree-cfg.c (verify_expr): Verify that BIT_FIELD_REF, REALPART_EXPR
...
...
gcc/config/i386/i386.c
View file @
c0186656
...
...
@@ -2026,7 +2026,7 @@ static unsigned int initial_ix86_tune_features[X86_TUNE_LAST] = {
/* X86_TUNE_REASSOC_FP_TO_PARALLEL: Try to produce parallel computations
during reassociation of fp computation. */
m_ATOM
|
m_HASWELL
,
m_ATOM
|
m_HASWELL
|
m_BDVER1
|
m_BDVER2
,
/* X86_TUNE_GENERAL_REGS_SSE_SPILL: Try to spill general regs to SSE
regs instead of memory. */
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment