Skip to content
Projects
Groups
Snippets
Help
This project
Loading...
Sign in / Register
Toggle navigation
R
riscv-gcc-1
Overview
Overview
Details
Activity
Cycle Analytics
Repository
Repository
Files
Commits
Branches
Tags
Contributors
Graph
Compare
Charts
Issues
0
Issues
0
List
Board
Labels
Milestones
Merge Requests
0
Merge Requests
0
CI / CD
CI / CD
Pipelines
Jobs
Schedules
Charts
Wiki
Wiki
Snippets
Snippets
Members
Members
Collapse sidebar
Close sidebar
Activity
Graph
Charts
Create a new issue
Jobs
Commits
Issue Boards
Open sidebar
lvzhengyang
riscv-gcc-1
Commits
bd675859
Commit
bd675859
authored
Nov 20, 2000
by
Bernd Schmidt
Committed by
Bernd Schmidt
Nov 20, 2000
Browse files
Options
Browse Files
Download
Email Patches
Plain Diff
Fix sh problems at -O0
From-SVN: r37582
parent
badc2279
Hide whitespace changes
Inline
Side-by-side
Showing
3 changed files
with
15 additions
and
36 deletions
+15
-36
gcc/ChangeLog
+6
-0
gcc/config/sh/sh.c
+0
-24
gcc/toplev.c
+9
-12
No files found.
gcc/ChangeLog
View file @
bd675859
2000-11-20 Bernd Schmidt <bernds@redhat.co.uk>
* toplev.c (rest_of_compilation): Run optimize_mode_switching even
if not optimizing.
* sh.c (emit_sf_insn, emit_df_insn): Just call emit_insn.
2000-11-19 Richard Henderson <rth@redhat.com>
* crtstuff.c (force_to_data): Use array size 1 not 0.
...
...
gcc/config/sh/sh.c
View file @
bd675859
...
...
@@ -5014,38 +5014,14 @@ void
emit_sf_insn
(
pat
)
rtx
pat
;
{
rtx
addr
;
/* When generating reload insns, we must not create new registers. FPSCR
should already have the correct value, so do nothing to change it. */
if
(
!
TARGET_FPU_SINGLE
&&
!
reload_in_progress
&&
optimize
<
1
)
{
addr
=
gen_reg_rtx
(
SImode
);
emit_insn
(
gen_fpu_switch0
(
addr
));
}
emit_insn
(
pat
);
if
(
!
TARGET_FPU_SINGLE
&&
!
reload_in_progress
&&
optimize
<
1
)
{
addr
=
gen_reg_rtx
(
SImode
);
emit_insn
(
gen_fpu_switch1
(
addr
));
}
}
void
emit_df_insn
(
pat
)
rtx
pat
;
{
rtx
addr
;
if
(
TARGET_FPU_SINGLE
&&
!
reload_in_progress
&&
optimize
<
1
)
{
addr
=
gen_reg_rtx
(
SImode
);
emit_insn
(
gen_fpu_switch0
(
addr
));
}
emit_insn
(
pat
);
if
(
TARGET_FPU_SINGLE
&&
!
reload_in_progress
&&
optimize
<
1
)
{
addr
=
gen_reg_rtx
(
SImode
);
emit_insn
(
gen_fpu_switch1
(
addr
));
}
}
void
...
...
gcc/toplev.c
View file @
bd675859
...
...
@@ -3345,20 +3345,17 @@ rest_of_compilation (decl)
register_life_up_to_date
=
0
;
#ifdef OPTIMIZE_MODE_SWITCHING
if
(
optimize
)
{
timevar_push
(
TV_GCSE
);
if
(
optimize_mode_switching
(
NULL_PTR
))
{
/* We did work, and so had to regenerate global life information.
Take advantage of this and don't re-recompute register life
information below. */
register_life_up_to_date
=
1
;
}
timevar_push
(
TV_GCSE
);
timevar_pop
(
TV_GCSE
);
if
(
optimize_mode_switching
(
NULL_PTR
))
{
/* We did work, and so had to regenerate global life information.
Take advantage of this and don't re-recompute register life
information below. */
register_life_up_to_date
=
1
;
}
timevar_pop
(
TV_GCSE
);
#endif
#ifdef INSN_SCHEDULING
...
...
Write
Preview
Markdown
is supported
0%
Try again
or
attach a new file
Attach a file
Cancel
You are about to add
0
people
to the discussion. Proceed with caution.
Finish editing this message first!
Cancel
Please
register
or
sign in
to comment